## Nyquist - Rate A/D Converters

- Can be roughly divided into three categories

| Low-to-Medium Speed, <br> High Accuracy | Medium Speed, <br> Medium Accuracy | High Speed, <br> Low-to-Medium Accuracy |
| :--- | :--- | :--- |
| Integrating | Successive approximation | Flash |
| Oversampling | Algorithmic | Two-step |
|  |  | Interpolating |
|  |  | Folding |
|  | Pipelined |  |
|  | Time-interleaved |  |
|  |  |  |

## Integrating ADC(or Dual-Slope ADC)

- A popular approach for realizing high-accuracy data conversion on very slow-moving signals
- Very low offset error

Very low gain error
Highly linear
Small amount of circuitry required

- Simplified diagram



## Integrating ADC(or Dual-Slope ADC)(cont.)

- Conversion is performed in two phases
- Phase I
- It's a fixed time interval of length $T_{1}$ $\mathrm{T}_{1}=2^{\mathrm{N}} \mathrm{T}_{\text {clk }}$ where $\mathrm{T}_{\text {clk }}$ is the period for one clock cycle
- $S_{1}$ is connected to $-V_{\text {in }}$ such that $V_{x}$ ramps up proportional to the magnitude of $\mathrm{V}_{\text {in }}$
- At the beginning, $\mathrm{V}_{\mathrm{x}}$ is reset to zero by $S_{2}$
- At the end of phase $I, V_{x}\left(T_{1}\right)=\frac{V_{\text {in }} T_{1}}{R_{1} C_{1}}$


## Integrating ADC(or Dual-Slope ADC)(cont.)



- Phase II
- a variable amount of time, $\mathrm{T}_{2}$
- At the beginning, counter is reset
$S_{1}$ is connected to $V_{\text {ref }}$, resulting in a constant slope for the decaying voltage at $\mathrm{V}_{\mathrm{x}}$
- The counter simply counts until $\mathrm{V}_{\mathrm{x}}$ is less than zero


## Integrating ADC(or Dual-Slope ADC)(cont.)

- Assuming the digital output count is normalized so that the largest count is unity, the counter output $B_{\text {out }}$, can be defined to be

$$
\boldsymbol{B}_{\text {out }}=\boldsymbol{b}_{1} 2^{-1}+\boldsymbol{b}_{2} 2^{-2}+\cdots+\boldsymbol{b}_{N} 2^{-N}
$$

and we have

$$
\begin{aligned}
& T_{2}=2^{N} B_{\text {out }} T_{\text {cllk }}=\left(b_{1} 2^{N-1}+b_{2} 2^{N-2}+\cdots+b_{N}\right) T_{\text {clk }} \\
& V_{x}(t)=-\int_{T_{1}}^{t} \frac{V_{\text {ref }}}{R_{1} C_{1}} d \tau+V_{x}\left(T_{1}\right)=-\frac{V_{\text {ref }}}{R_{1} C_{1}}\left(t-T_{1}\right)+\frac{V_{\text {in }} T_{1}}{R_{1} C_{1}}
\end{aligned}
$$

Since $\mathrm{V}_{\mathrm{x}}(\mathrm{t})=0$, when $t=T_{1+} T_{2}$

$$
\begin{aligned}
\frac{-\boldsymbol{V}_{\text {ref }} \boldsymbol{T}_{2}}{\boldsymbol{R}_{1} \boldsymbol{C}_{1}}+\frac{\boldsymbol{V}_{\text {in }} \boldsymbol{T}_{1}}{\boldsymbol{R}_{1} \boldsymbol{C}_{1}}=0 & \Rightarrow \mathrm{~T}_{2}=\mathrm{T}_{1}\left(\frac{V_{\text {in }}}{\mathrm{V}_{\text {ref }}}\right) \\
& \Rightarrow \boldsymbol{B}_{\text {out }}=\boldsymbol{b}_{1} 2^{-1}+\boldsymbol{b}_{2} 2^{-2}+\cdots+\boldsymbol{b}_{N}=\frac{\boldsymbol{V}_{\text {in }}}{\boldsymbol{V}_{\text {ref }}}
\end{aligned}
$$

## Integrating ADC(or Dual-Slope ADC)(cont.)

- From the above equations, the digital output does not depend on the time constant, $R_{1} C_{1}$. $R_{1}$ and $C_{1}$ should be chosen such that a reasonable large peak value of $V_{x}$ is obtained without clipping to reduce noise effects.
- For a single-slope conversion, gain error occurs and is a function of $R_{1} C_{1}$.



## Integrating ADC(or Dual-Slope ADC)(cont.)

- Offset error and gain error can be calibrated (very important mostly in DC measurement )

1. measure zero input first , then memorize its digital output, $\boldsymbol{B}_{x}$
2. measure full-scale DC signal, then memorize its digital output, $B_{y}$
gain error $=\left(B_{y}-B_{x}\right)-\left(2^{N}-1\right)$
Final calibrated output $B_{\text {out }}=\left(B_{\text {out }}-B_{x}\right) \cdot \frac{2^{N}-1}{B_{y}-B_{x}}$
quite slow

- quite slow
$2 \cdot 2^{N}$ clocks are required (worse case), e.g. for a 16-bit converter with a clock frequency equal to 1 MHz , the worst-case conversion time is around 7.6 Hz .


## Integrating ADC(or Dual-Slope ADC)(cont.)

- Effective input filter with sinc function
- By a careful choice for $T_{1}$, certain frequency components superimposed on the input signal can be significantly attenuated
- If $\boldsymbol{v}_{\boldsymbol{i n}}(\boldsymbol{t})=\boldsymbol{V}_{\boldsymbol{i n}} \boldsymbol{\operatorname { c o s } ( 2 \pi f t ) , \text { where }} \boldsymbol{V}_{\text {in }}$ are arbitrary magnitude

$$
V_{x}\left(T_{1}\right)=-\int_{0}^{T} \frac{V_{i n} \cos (2 \pi f t)}{R_{1} C_{1}} d t=\frac{V_{\text {in }}}{R_{1} C_{1}} \bullet \frac{\sin (2 \pi f t)}{2 \pi f T_{1}}=\frac{1}{2} H(f) \bullet \frac{V_{\text {in }} T}{R_{1} C_{1}}
$$

- Filter transfer function $|H(f)|=\left|\frac{\sin \left(\pi f T_{1}\right)}{\pi f T_{1}}\right|$


## Integrating ADC(or Dual-Slope ADC)(cont.)

- Example
- Filter out power line noise, especially 60 Hz
$\Rightarrow T_{1}$ is equal to an integer of 16.67 ms .
$\Rightarrow 60 \mathrm{~Hz}, 120 \mathrm{~Hz}, 180 \mathrm{~Hz}, \ldots .$. are suppressed.



## Successive Approximation (SA) ADC

- Reasonably quick conversion time Moderate circuit complexity
- Binary search to determine the closest digital word to match analog input,N clock cycles to complete an N-bit conversion
- Flow graph for the SA approach Unipolar example


Signed input : within $\pm 0.5 V_{\text {ref }}$ Unipolar output: offset-binary coding


## Successive Approximation (SA) ADC (Cont.)

- DAC-based successive approximation
- unipolar example shown below (using offset-binary coding)
- internal DAC typically determines the accuracy and sped of the SA ADC
- sample/hold is required so that input does not change during the conversion time.



## Unipolar Charge-Redistribution ADC

- Flow graph modified from that in the previous page
- unipolar : signed input and offset binary output
- no need of a separate DAC
1.the error $V$ equals the difference between input $\mathrm{V}_{\text {in }}$ and DAC output.
$2 . V$ is always compared to ground.
3.Charge-redistribution MOS. ADC is one of the first switched-capacitor ADC using this approach.


Unipolar Charge-Redistribution ADC ( cont. ) 4.S/H, DAC, and difference portion of the comparator are all combined into a single circuit.

- Example : A 5-bit ADC
- 3 operational modes

1. sample mode

Comparator is reset though $\mathrm{S}_{2}$. All capacitors are charged to $\mathrm{V}_{\text {in }}$, which performs $\mathrm{S} / \mathrm{H}$


## Unipolar Charge-Redistribution ADC ( cont. )

2. Hold mode

Comparator is taken out of reset.
All capacitors are switched to ground.
$V_{x}: 0 \rightarrow-V_{\text {in }}$
Vin is held on the capacitor array


## Unipolar Charge-Redistribution ADC ( cont. )

## 3. Bit cycling

the largest capacitor is switched to $\mathrm{V}_{\text {ref }}$
$V_{x}=-V_{\text {in }}+V_{\text {ref }} / 2$

Conversion is finished


## Unipolar Charge-Redistribution ADC ( cont. )

- To get an exact division by two, an additional unit capacitor is added so that the total capacitance is $2^{\mathrm{N}} \mathrm{C}$ rather than ( $2^{\mathrm{N}}-1$ )C
- Capacitor bottom plats should be connected to $\mathrm{V}_{\text {ref }}$.... It does attenuate $\mathrm{V}_{\mathrm{x}}$.


## Signed charge-Redistribution ADC with a Single

## Reference Voltage

- A signed A/D conversion can be realized by adding a $-V_{\text {ref }} / 2$ input. If $V_{x}$ is less than zero at the first step, then proceed as in the unipolar case using $\mathrm{V}_{\text {ref. }}$. Otherwise, if $V_{x}$ is greater than zero, use $-V_{\text {ref }}$ and test for $V_{x}$ greater than zero when deciding whether to leave the capacitors connected to $-\mathrm{V}_{\text {ref }}$ or not at each bit cycling.
- The same structure as the unipolar case can be used to realize a signed A/D conversion while using only a single $\bigvee_{\text {ref }}$ if slightly modified switching arrangement is used.
- A 5-bit example $\left(\mathrm{V}_{\text {in }}\right.$ is between $\left.\pm \mathrm{V}_{\text {ref }} / 2\right)$


## Signed charge-Redistribution ADC with a Single Reference Voltage ( cont. )

1.Sample mode: in the first step, all the capacitors, except for the largest capacitor, are charged to $\mathrm{V}_{\text {in }}$ while the comparator is being reset to its threshold voltage. For the signed case, the largest is now connected to $\mathrm{V}_{\text {ref }} / 2$.


## Signed charge-Redistribution ADC with a Single Reference Voltage ( cont. )

2. Hold mode: Next, the comparator is first taken out of reset, and then all the capacitors, except the largest one, are switched to ground. This causes $\mathrm{V}_{\mathrm{x}}$, which was originally zero, to change to $-\mathrm{V}_{\text {in }} / 2$. At the end of this step, the sign of the input signal is determined by looking at the comparator output.


## Signed charge-Redistribution ADC with a Single Reference Voltage ( cont. )

3. Bit cycling: Next, the largest capacitor(i.e., the 16C capacitor in this example)is switched to ground if and only if, $\mathrm{V}_{\mathrm{x}}$ is larger than zero (i.e., when $\mathrm{V}_{\text {in }}$ is less than zero). Specifically, if $\mathrm{V}_{\mathrm{x}}$ is larger than zero then $\mathrm{V}_{\text {in }}$ is positive and b 1 is set to 0 , the largest capacitor is switched to ground, causing $\mathrm{V}_{\mathrm{x}}$ to become $-\mathrm{V}_{\text {in }} / 2-\mathrm{V}_{\text {ref }} / 4$ (which is a negative value), and conversion proceeds as in the unipolar case, starting with $\mathrm{b}_{2}$. Once conversion is completed, some digital recording may be required to obtain the desired output code

## Signed charge-Redistribution ADC with a Single

 Reference Voltage ( cont. )

This approach for realizing signed $A / D s$ has the disadvantage that $\mathrm{V}_{\text {in }}$ has been attenuated by a factor of two, which makes noise more of a problem for highresolution A/Ds. Also, any error in the MSB capacitor now causes both an offset and a sign-dependent gain error. The latter causes integral nonlinearity errors.

## Resistor-Capacitor Hybrid ADC

- Combination of resistor-string and capacitor array
- Operation

1. Charge all the capacitor to $\mathrm{V}_{\text {in }}$ while the comparator is reset


## Resistor-Capacitor Hybrid ADC ( cont.)

2. Successive-approximation conversion is performed to find the two adjacent resistor nodes that have voltages larger and smaller than $\mathrm{V}_{\text {in }}$. One bus will be connected to one node while the other is connected to the other node.
3.A SA using the capacitor-array network is then done.

## Charge-Redistribution with Error Correction

- Best component matching accuracy is about $0.1 \%$
- SA converter without calibration can have up to 10-bit accuracy.
- SA converter with error-correction techniques can have up to 16-bit accuracy.
- Example :16-bit
- 10 bit MSBs using binary-weighted capacitors.
- 6 bit LSBs (referred to as sub-dac) using

1. An additional capacitor and
2. A resistor string

No correction terms are measured for the resistor sub-dac; It's accuracy is not critical since it only determined the LSBs.

## Charge-Redistribution with Error Correction ( cont. )

- The MSB capacitor array is not inherently monotonic but can be easily auto calibrated at start-up by adding a second resistor string (referred to as cal-dac)



## Charge-Redistribution with Error Correction ( cont. )

- Calibration
- calculating the correction terms required, and then storing in a data register as $\mathrm{D}_{\text {Vei }}$.
- During a regular SA operation, whenever a particular capacitor is used, its error is cancelled by adding the value stored in the data register to that stored in an accumulator register, which contains the sum of the correction terms for all of the other capacitors currently connected to $\mathrm{V}_{\text {ref }}$.


## Charge-Redistribution with Error Correction ( cont. )

- Calculation of capacitor error
- starting with MSB capacitor, $\mathrm{C}_{1}$

1. Comparator is reset $\mathrm{C}_{1} \rightarrow$ GND
all other capacitors $\rightarrow V_{\text {ref }}$
$\leftrightharpoons\left\{\begin{array}{l}V_{x}=0 \\ Q\left(C_{2, N B}\right)=C_{2, N B} V_{\text {ref }}\end{array}\right.$

where $\mathrm{C}_{2, \mathrm{NB}}=$ sum of all other capacitors
2.comparator is taken out of reset $\mathrm{C}_{1} \rightarrow \mathrm{~V}_{\text {ref }}$ all other capacitors $\rightarrow$ GND

$$
\Rightarrow C_{1}\left(V_{r e f}-V_{x}\right)+C_{2, N B} V_{x}=-C_{2, N B} V_{r e f}
$$

$$
\Rightarrow V_{x}=-\frac{C_{1}-C_{2, N B}}{C_{1}+C_{2, N B}} \text { Vref }
$$



## Charge-Redistribution with Error Correction ( cont. )

3. Define $\mathrm{C}_{\text {total }}=$ sum of all capacitors

$$
\begin{aligned}
& C_{1}=\frac{C_{\text {total }}}{2}+\Delta C_{1}, C_{2, N B}=\frac{C_{\text {total }}}{2}-\Delta C_{1} \\
& \Rightarrow D V_{x}=V_{x}=\frac{2 \Delta C_{1}}{C_{\text {total }}} V_{\text {ref }}=2 \underbrace{\left(\frac{C_{1}}{C_{\text {total }}}-\frac{1}{2}\right) V_{\text {ref }}}_{\mathrm{V}_{\text {el }}} \\
& \Rightarrow D V_{x}=2 V_{\text {el }} \\
& \begin{array}{l}
\left.\begin{array}{l}
\text { The resulting voltage } \mathrm{V}_{\mathrm{x}} \text { is } \\
\text { twice the error voltage } \mathrm{V} \mathrm{e} 1
\end{array}\right\}
\end{array}
\end{aligned}
$$

## Charge-Redistribution with Error Correction (cont. )

- "digital representation of $\mathrm{V}_{\mathrm{e} 1}$ " $=\mathrm{DV}_{\mathrm{e} 1}$ is obtained by doing a successive approximation using the cal-dac and then dividing the resulting digital value by 2 to obtain $\mathrm{DV}_{\mathrm{e} 1}$.
- $\mathrm{DV}_{\mathrm{e} 1}$ is then stored in the data register for use during regular conversion.
- Correction term of $\mathrm{C}_{2}$
1.comparator is reset

$$
\begin{aligned}
& \mathrm{C}_{1} \rightarrow \mathrm{GND} \\
& \mathrm{C}_{2} \rightarrow \mathrm{GND} \\
& \text { all others } \rightarrow \mathrm{V}_{\text {ref }}
\end{aligned}
$$



## Charge-Redistribution with Error Correction ( cont. )

2. comparator is taken out of reset
$\mathrm{C}_{1} \rightarrow$ GND
$\mathrm{C}_{2} \rightarrow \mathrm{~V}_{\text {ref }}$
all other capacitor $\rightarrow \mathrm{V}_{\text {ref }}$
3. $\mathrm{DV}_{\mathrm{e} 2}=0.5\left(\mathrm{DV}_{\mathrm{x} 2}-\mathrm{DV}_{\mathrm{e} 1}\right)$ where $D V_{\mathrm{x} 2}$ is the measured $\mathrm{V}_{\mathrm{x} 2}$

- formula

$$
D V_{e i}=1 / 2\left(D V_{x i}-\sum_{j=1}^{i-1} D V_{e j}\right)
$$

## Speed Estimate for Charge-Redistribution ADC

- The major limitation on speed is due to the RC time constants of the capacitor array and switches
- Simplified model
- open-circuit time constant

$$
\tau_{e q}=\left(R_{s 1}+R+R_{s 2}\right) 2^{N} C
$$

- for better than 0.5LSB accuracy

$$
\begin{aligned}
& e^{-T / \tau_{e q}}<\frac{1}{2^{N+1}} \\
& T>\tau_{e q}(N+1) \ln (2)=0.69(N+1) \tau_{e q}
\end{aligned}
$$

$\rightarrow 30 \%$ higher than actual value
$\rightarrow$ Circuit simulation for the ADC is required to obtain real speed

## Algorithmic(or cyclic)ADCs

- A successive approximation converter halves the reference voltage in each cycle, an algorithm converter doubles the error voltage while leaving the reference voltage uncharged
- Flow graph
- Block diagram
- requires a small amount of analog circuitry because it repeatedly used the same circuitry to perform its conversion cyclically in time
- accurate multiply-by-two gain amplifier

1. four clock cycles are required.
2. does not rely on any capacitor


## Algorithmic(or cyclic)ADCs ( cont.)



## Multiply-By-Two Gain Circuitry

- Fully-differential circuits are normally used (For simplicity, a single-ended circuit is used here)
- Operational principle (four phases)

1. sample remainder and cancel input-offset voltage


## Multiply-By-Two Gain Circuitry ( cont. )

2. Transfer charge $\mathrm{Q}_{1}$ from $\mathrm{C}_{1}$ to $\mathrm{C}_{2} \frac{C_{1}}{C_{2}} V_{e r}-V_{o s}$

3. sample input signal with $\mathrm{C}_{1}$ again, after storing $\mathrm{Q}_{1}$ on $\mathrm{C}_{2}$


# Multiply-By-Two Gain Circuitry ( cont. ) 

 4.Combine $Q_{1}$ and $Q_{2}$ on $C_{1}$, and connect $C_{1}$ to output

## Flash(or parallel)ADC

- Very-high-speed approach, especially in 1980s.
- Large area and power hungry.
$-2^{\mathrm{N}}$ comparators
$-2^{\mathrm{N}}$ reference voltages, $\mathrm{V}_{\mathrm{r} 1}, \mathrm{~V}_{\mathrm{r} 2}, \ldots .$, generated by a resistor string
- Thermometer code at comparator outputs
$-2^{\mathrm{N}}-1$ NAND gates to detect the transition of the comparator output from 1 s to 0 s .
1.The NAND gate that detects a transition will have a 0 output.
2.all other NAND-gate output will be 1
- bubble error occurs if more than one 0 output is obtained


## Flash(or parallel)ADC ( cont.)



## Flash(or parallel)ADC ( cont. )

- CMOS example using clocked comparator
- its inverts as a single stage OPAMP with only one pole

Resistor string


To decoding logic


## Flash(or parallel)ADC ( cont.)

- Two operation phases
1.autozero ( $\phi=1$ ) with the inverter set to its threshold, $\mathrm{V}_{\text {inv }}$, the other side of $C$ is charge to $V_{r i}$

2.Signal sampling \& conversion ( $\psi=0$ )
$\left(V_{\text {in }}-V_{r i}\right)$ determines which direction the inverter output will fall



## Flash(or parallel)ADC ( cont. )

- This simple comparator suffers from poor power supply rejection. Full differential inverter helps alleviate this shortcoming.
- The inverter gain must be large enough to amplify $\left(\mathrm{V}_{\mathrm{in}}-\mathrm{V}_{\mathrm{ri}}\right)$ to $\mathrm{V}_{\mathrm{iH}}$ and $\mathrm{V}_{\mathrm{iL}}$ of its succeeding latches. Usually, gain $=25 \sim 100$ for 8 -bit resolution. Most often, 2 cascade inverters are used to optimal speed. Each has a gain of $5 \sim 10$. Inverter are autozeroed individually.


## Issues in Designing Flash ADC

- Large input capacitive load
- large number of comparators connected to Vin
- often limit the speed
- usually requires a strong and power hungry buffer to drive Vin
- can be used by using other structures, e.g. two-step, interpolating, pipeline,....etc.
- Resistor string bowing
- input currents of bipolar comparator
currents required to charge C during autozreo phase of clocked COMS comparators
- errors are greatest at the center node of the
 resistor string
- considerable improvement obtained forcing the center tap voltage to be correct. However, more voltage references are required.


## Issues in Designing Flash ADC ( cont.)

- Comparator Latch-to-Track delay
- especially when a small input signal of the opposite polarity from the previous period is present
- can be minimized by keeping the time constants of the internal nodes of the latch as small as possible. This is sometimes achieved by keeping the gain of the latches small, e.g. 2~4
- differential internal nodes might be stored together temporarily just after latch time.


## Issues in Designing Flash ADC(Cont.)

- Signal and/or clock delay
- Even very small differences in the arrival of clock or input signals at the different comparators can cause errors. e.g. An 8-bit ADC with $\mathrm{V}_{\text {ref }}=2 \mathrm{~V}$.

For a 250 MHz 1 V peak-to-peak input(sinusoid), it takes 5 ps to change 1 LSB which is about the same time for a signal to propagate $500 \mu \mathrm{~m}$ in metal interconnect . If there is clock skew between comparators greater than this, the converter will have more than 1 LSB error.

## Issues in Designing Flash ADC(Cont.)

- To reduce this error

1. Using S/H

However, high-speed S/H can be more difficult to realize than the flash converter itself.
2. The clock and $\mathrm{V}_{\text {in }}$ should be routed together with the delay matched. However, delay differences could also be caused by different capacitive loads, or by phase differences between the comparator preamplifiers at high frequencies.

## Issues in Designing Flash ADC(Cont.)

- Substrate and power supply noise
- 7.8 mV of noise injection would cause a 1LSB error for an 8 -bit convertor with $\mathrm{V}_{\text {ref }}=2 \mathrm{~V}$.
On an IC having a clock signal in the tens of MHz , it is difficult to keep power-supply noise below a few tens of a volt.
- To reduce this effect

1. Running differential clocks closely together will help prevent the signals being coupled into the substrate or through the air.
2. Analog power supplies should be separated from digital power supplies including having analog power to the comparator preamps while using digital power to the latch stages.

## Issues in Designing Flash ADC(Cont.)

3.On-chip power-supply bypassing is a necessity make sure the power-supply bypassing circuitry doesn't form a resonant circuit with the bonding wire.

- Bubble error removal
- error due to comparator metastability, noise, cross talk, limited bandwidth, ...,etc.
- bubble examples



## Issues in Designing Flash ADC(Cont.)

- Can be removed using 3-bit NAND gates if bubbles occur near the transition point of the thermometer code.

- Distant bubble errors can also be reduced using other approaches in p .511 of textbook.


## Issues in Designing Flash ADC(Cont.)

- Flashback
- caused by latched comparators when they are switched from track to latch mode.
- charge glitch at the inputs to the latch.
- If there is no preamplifier, this will cause major errors due to the unmatched impedance at the comparator inputs.
- To minimize this effect, most modern comparators have one or two stages of continuous-time buffering and/or preamplification.


## Issues in Designing Flash ADC



## Two-Step (or Subranging) ADC

- Compared to flash ADC
- currently more popular
- less area
- less power
- less input capacitive loading
- the voltages the comparators need to resolve are less stringent
- larger latency
- can't have very high speed due to the use of S/H


## Two-Step (or Subranging) ADC(Cont.)

- 8-bit example

- the 4-bit MSB A/D determines the first four MSBs
- to determine the remaining LSBs

1. the quantization error, $\mathrm{V}_{\mathrm{q}}$, of the MSB A/D is further converted.
2. $V_{\mathrm{q}}$ is multiplied by 16 to ease circuit requirements for finding LSBs.
3. the LSBs are determined using the 4-bit LSB A/D

## Two-Step (or Subranging) ADC(Cont.)

- This straightforward approach would require all components to be at least 8-bit accurate. To significantly ease the accuracy requirements of the 4-bit MSB A/D, digital error correction is commonly used.


## Two-Step (or Subranging) ADC(Cont.)

- Example using digital error correction



## Two-Step (or Subranging) ADC(Cont.)

- Signal is pipelined

1. need more $\mathrm{S} / \mathrm{H}$ to maintain high speed
2. speed is halved if only one $\mathrm{S} / \mathrm{H}$ is used

- with error correction, relaxed circuit accuracy of internal ADCs and gain stage
- accuracy required for each block is shown in the figure above (The reasons are included in p. 515 of the textbook)


## Interpolating ADC

- Compared to flash ADC
- lower input capacitance
- slightly reduced power
- lower number of reference voltages needed
- Use of input amplifiers
- these amplifiers behave as linear amplifier near their theshold voltages but are allowed to saturate once their differential input become moderately large.
- the number of input amplifiers attached to $V_{\text {in }}$ is significantly reduced by interpolating between adjacent outputs of these amplifiers.


## Interpolating ADC(Cont.)

- Example: 4-bit
- the input amplifiers have a maximum gain of -10

1. logic level $=0 \mathrm{~V}, 5 \mathrm{~V}$
latch threshold $\approx 2.5 \mathrm{~V}$
voltage difference between adjacent nodes of resistorstring $=0.25 \mathrm{~V}$
2. $\mid$ gain $\left\lvert\, \leq \frac{2.5 V}{0.25 V}=10\right.$

- For good linearity, the interpolated signals need only cross the latch threshold at correct points, while the rest of the interpolated signals response are of secondary importance.


## Interpolating ADC(Cont.)



## Interpolating ADC(Cont.)

$\Rightarrow$ Linear region corresponds to $0.25 \mathrm{~V}<\mathrm{V}_{\text {in }}<0.5 \mathrm{~V}$ for the bottom linear amplifier


## Interpolating ADC(Cont.)

- Delay times equalization
- delays can be made nearly equal by adding extra series resistors such that the impedances seen by each latch looking into the resistor string, assuming the inputamplifier outputs are low impedance.

- Other implementation methods
- interpolating using current mirrors or capacitors


## Folding ADC

- Heavy input load (similar to flash and heavier than interpolating)
- Reduced number of latch comparators(compared to flash and interpolating)
- Example1
- two-folded curve generation




## Folding ADC(Cont.)

- Multi-folded curve generation




## Folding ADC

## - Gray coded curves



## Folding ADC

- Gray to binary converter

The relation between a Gray code and a binary code

$$
\begin{aligned}
& B_{1}=G_{1} \\
& B_{2}=G_{2} \otimes B_{1} \\
& B_{n}=G_{n} \otimes B_{n-1}
\end{aligned}
$$

where $G_{n}$ is Gray bit and $B_{n}$ is binary bit
$\otimes$ is exclusive or


## Folding ADC(Cont.)

- Example2: A 4-bit ADC with a folding rate of four.
- The MSB converter would usually be realized by combining some folding block signals, such as $V_{1}$ is used to determine $2 \mathrm{MSB}_{\mathrm{s}}$ in this example.


Folding block responses


## Folding ADC

- Folding block



## Folding ADC(Cont.)

$\cdot$ Using $\mathrm{V}_{1}$ folding block to also determine the top two $\mathrm{MSB}_{\mathrm{s}}$

- 2-bit MSB ADC can be eliminated



## Folding ADC(Cont.)

- Example3: A 4-bit ADC with a folding rate of four and an interpolate-by-two technique
- folding + interpolating
- smaller input loading compared to examples 1 and 2



## Folding ADC(Cont.)

- Some Important Points of Folding ADC
- Output signal from a folding block is at a much higher frequency than the input signal.

Frequency of folding curve = Input frequency x Folding rate
This multiplying effect limits the practical folding rate used in high frequency converters.

- Differential circuits are almost always used in practical implementation.


## Pipelined ADC

- The two-step ADC architecture can be generalized to multiple stages
e.g. 1-bit/stage, 2-bit/stage-_ without digital error correction $1.5-\mathrm{bit} /$ stage, 2 -bit/stage, $2.5-\mathrm{bit} /$ stage, ...etc.
- with digital error correction

In general, 1.5-bit/stage is the optimum with respect to speed, area and power.

- To increase conversion speed, pipelined structure should be incorporated. Once the first stage completes its work, it does not sit idle while the remaining lower bits are found, but immediately starts work on the next input sample.


## Pipelined ADC (cont.)

- It takes N clock cycles to process each input signal (i.e., latency is N ).
- Conversion rate equals clock rate
- Circuit complexity is proportional to N .
- Small area
- Current state-of-art is 12 to 15 bits for pipelined ADC with digital error correction at 50 to 100 MHz
The speed is expected to go up substantially in the near future.


## Pipelined ADC (cont.)

- Block diagram (No error correction)


Analog pipeline

- For a signed conversion, the input voltage is compared to 0 V . If $\mathrm{V}_{\text {in }}>0$,then $\mathrm{V}_{\text {out }}=2 \mathrm{~V}_{\text {in }}-\left(\mathrm{V}_{\text {ref }} / 2\right)$, and Bout $=1$.
Otherwise, $\mathrm{V}_{\text {out }}=2 \mathrm{~V}_{\text {in }}+\left(\mathrm{V}_{\text {ref }} / 2\right)$, and $\mathrm{B}_{\text {out }}=0$


## Pipelined ADC (cont.)

- digital approximator (DAPRX)

Each DAPRX contains an S/H to store the input signal. This S/H allows the proceeding DAPRX to be immediately used to process its next input signal before the succeeding DAPRX has finished.

1-bit example


The ith S/H can be incorporated into the (i-1)th gain-of-two amplifiers except for the first stage of the pipelined ADC.

## Pipelined ADC (cont.)

- Implementation of a multi-bit
- Digital error correction can be added similar to that for a two-step ADC.
- Major limitation on the accuracy is the gain amplifier, especially in the first few stages.
$\Longrightarrow$ Gain is taken smaller for the first stages which makes high-speed amplifier design considerably easier.
- SC implementation of S/H gain amplifier requires double-poly process(in general). Sometimes, double metal is ok if large C is not required.



# Case study 1: Implementation of an 8-bit Two-Step (or Subrange) ADC 

- Block diagram

Coarse ADC (MSBs)


## Case study 1: Implementation of an 8-bit Two-Step (or Subrange) ADC (cont.)

- Coarse ADC structure



## Case study 1: Implementation of an 8-bit Two-Step (or Subrange) ADC (cont.)

- Fine A/D structure



## Case study 1: Implementation of an 8-bit Two-Step (or Subrange) ADC (cont.)

- Subtractor



## Case study 1: Implementation of an 8-bit TwoStep (or Subrange) ADC (cont.)

- Input relation between coarse and fine (i.e., residue plot) Input Voltage To Fine ADC
(i.e., Subtractor Output)


Input Voltage To Coarse ADC (i.e.S/H Output)

## Case Study 2: 1.5b/Stage Pipeline Architecture



## Time-Interleaved ADC

- Ultra-high speed is possible using this approach
- Operating many ADCs in parallel



## Time-Interleaved ADC (cont.)



## Time-Interleaved ADC (cont.)

- The four ADCs operate at one-quarter the rate of the input sampling frequency.
- The input S/H making use of $\phi_{0}$ is critical, while the remaining four S/H converters can have considerable jitter since the signal is already sampled at that point. Sometimes, the input S/H is realized in different technology, such as GaAs, while the S/H circuits could be realized in silicon.
- It is also essential that the channels are extremely well matched, as mismatches will produce tones at $\mathrm{fs} / \mathrm{m}$ when there are m channels.
Such nonideal behavior can be disastrous for many applications since the tone may reside well within the frequency of interest.

