### <u>Circuit Characterization and</u> <u>Performance Estimation</u>

(Teaching Material is from chapter4)

- Resistance Estimation
- Capacitance Estimation
- Switching Characteristics
- Inverter-pair delay
- Driving Large Capacitive Loads
- Dynamic Power Dissipation
- Scaling of MOS Transistor Dimensions

## **Resistance** Estimation

Sheet Resistance





 $\rho$ : resistivity t: thickness L : conductor length W: conductor width Ro: sheet resistance( $\frac{\text{ohm}}{\text{square}}$ ,  $\frac{\Omega}{\Box}$ )



• Typical sheet resistance for conductors

Material	Min	Typical	Max.
Intermetal (metal1-metal2)	0.05	0.07	0.1
Top-metal(metal3)	0.03	0.04	0.05
Polysilicon	15	20	30
Silicide	2	3	6
Diffusion $(n^+, p^+)$	10	25	100
Silicided diffusion	2	4	10
n-well	1K	2K	5K

## Resistance Estimation of Nonrectangular Shapes



• Table-assisted estimation



## Contact and Via Resistance

- propotional to the area of the contact,
   e.g. feature size => Rcontact
- $0.25\Omega \sim a$  few tens of  $\Omega s$
- Multiple contacts to obtain low-resistance interlayer connections

#### MOS – Capacitor Characteristics



### MOS-Capacitor Characteristics (Cont.)



Tai-Haur Kuo, EE, NCKU, 1997

### **MOS Device Capacitances**



Approximation of gate capacitance
 — Self-aligned process is assumed (i.e. overlap caps. are negligible)

Parameter	off	Non-saturated	Saturated
C <sub>gb</sub>	<u>εA</u>	0	0
$C_{gs}$	t <sub>ox</sub> 0	$\frac{\epsilon A}{2t_{ox}}$	$\frac{2\varepsilon A}{3t_{ox}}$
$\mathrm{C}_{gd}$	0	<u>εΑ</u> 2t	0(finite for short channel
$C_g = C_{gb} + C_{gs} + C_{gd}$	<u>εA</u> t <sub>ox</sub>	$\frac{\epsilon A}{t_{ox}}$	$\frac{2 \varepsilon A}{3t_{ox}} \rightarrow \frac{9 \varepsilon A}{t_{ox}} \text{ (short channel)}$

 $C_{gs}, C_{gd}, and C_{ox}$ 

Example 1: W=49.2µm, L=4.5µm (long channel)  $-C_{gs}$  and  $C_{gd}$ / large L 1.0 \* large C<sub>g</sub> & small 0.8  $C_{gd}$  (in saturation 5 region)  $\frac{\tilde{C}_{gd}}{C_g} \approx 0$ ( $C_{gd}$  is due to C<sub>gs</sub> 0.6  $\frac{C_{gs}, C_{gd}}{C_{ox}WL}$ channel side fringing fields 0.2 between V<sub>gs</sub> - V Cgd gate and drain.) 0.0 2 3 4 5 V<sub>gs</sub> (volts) Example 2: L=0.75µm (short channel)  $C_{gs}$  and  $C_{gd}$ 1.0 small L 0.8 \* small  $C_g$  & small C<sub>gs</sub> C<sub>gd</sub> (in saturation 0.6 region)  $\frac{C_{gs}, C_{gd}}{C_{ox}WL}$  $\frac{C_{gd}}{C_g} \approx 0.2$ 0.4  $(C_{gd}$  is due to  $V_{gs} - V_t$ channel side  $C_{gd}$ 0.2 fringing fields between 0.0 1 2 3 4 5 gate and drain.) V<sub>gs</sub> (volts)

Tai-Haur Kuo, EE, NCKU, 1997

VLSI Design 4-7

## $C_{ox}$ , gate capacitance per unit area

$$--- C_{ox} = \frac{\varepsilon_{sio_2} - \varepsilon_0}{t_{ox}}; \text{ where } \varepsilon_{sio_2} = 3.9 \text{ and } \varepsilon_0 = 8.854 \times 10^{-14}$$
$$--- \text{ e.g. } t_{ox} = 350 \text{ Å} => C_{ox} \approx 1 \times 10^{-3} \text{ pF}/\mu \text{ m}^2 = 1 \text{ fF}/\mu \text{m}^2$$

 Unit transistor
 It is the same width as a metal-diffusion contact



 minimum-size transistor



# **Diffusion** Capacitance area and periphery $C_{jp}^{\neg \vdash} \underbrace{\pm}_{\top C ja}$ $\stackrel{\bigstar}{\stackrel{\bullet}{\stackrel{\bullet}{\stackrel{\bullet}{\bullet}}} } \stackrel{\text{Diffusion}}{\stackrel{\text{Area}}{\stackrel{\text{Area}}{\stackrel{\bullet}{\bullet}}}$ Cd=Cja\*(ab)+Cjp\*(2a+2b)Cja: junction capacitance per µm Cjp: periphery capacitance per µm a: width of diffusion region b: length of diffusion region Typical value( 1µm n-well process) Cja=2\*10<sup>-4</sup> $PE_{\mu m}^2$ (n<sup>+</sup> diffusion) $5 * 10^{-4} PE \mu m^2$ (p<sup>+</sup> diffusion) $Cjp=4*10^{-4} PF_{\mu m}^{2} (n^{+} diffusion)$ $4*10^{-4} PE_{\mu} p^2 (p^+ diffusion)$ • Voltage dependent oltage dependent $C_j (V_j) = C_{j0} (1 - \frac{V_j}{V_b});$ $V_j$ is junction voltage $V_b$ is built-in junction potential~0.6V $C_{j0}$ is zero bias capacitance m=0.3(graded junction)~

Tai-Haur Kuo, EE, NCKU, 1997

0.5(abrupt junction) VLSI Design 4-9

## SPICE Modeling of MOS Capacitances

#### • SPICE example

M1 4 3 5 0 NFET W=4U L=1U AS=15P AD=15P PS=11.5U PD=11.5U
.MODEL NFET NMOS + TOX= 100E-8 + CGBO=200P CGSO=600P CGDO=600P + CJ=200U CJSW=400P MJ=0.5 MJSW=0.3 PB=0.7 +
 node4 - drain
node3 - gate node5 - source node0 - substrate
 channel width = $4 \mu m$ channel length = $1 \mu m$ TOX =100Å
 source area AS = 15 $\mu$ m <sup>2</sup> drain area AD = 15 $\mu$ m <sup>2</sup>
 source periphery PS = 11.5 $\mu$ m drain periphery PD = 11.5 $\mu$ m
 $C_{gbo}$ occurs due to the polysilicon extension beyond the channel . (200 x $10^{-12}$ F/M) $C_{gso}$ and $C_{gdo}$ represent the gate-to-source/drain capacitance due to overlap in the physical structure of the transistor . (600 x $10^{-12}$ F/M)

Tai-Haur Kuo, EE, NCKU, 1997

#### SPICE Modeling of MOS Capacitances (Cont.)

Capacitance  
gate capacitance  

$$Cg_{(intrinsic)} = W \cdot L \cdot C_{ox} = 4 \times 1 \times 35 \times 10^{-4} PF = 0.014 PF$$
  
 $Cg_{(extrinsic)} = (W \cdot C_{gs0}) + (W \cdot C_{gd0}) + (2L \cdot C_{gb0})$   
 $= 4 \times 6 \times 10^{-4} + 4 \times 6 \times 10^{-4} + 2 \times (1 \times 2 \times 10^{-4}) PF$   
 $= 0.0052 PF$   
 $Cg_{(total)} = Cg_{(intrinsic)} + Cg_{(extrinsic)} \approx 0.02 PF$ 

source and drain capacitance  

$$Cj = (Area \cdot Cj \cdot (1 + \frac{VJ}{PB})^{-MJ}) + (periphery \cdot CJSW \cdot (1 + \frac{VJ}{PB})^{-MJSW})$$

#### where

*CJ*=the zero-bias capacitance per junction area *CJSW*=the zero-bias-junction capacitance per junction periphery

*MJ*=the grading coefficient of the junction bottom *MJSW*=the grading coefficient of the junction sidewall *VJ*=the junction potential

*PB*=the built-in voltage ( $\sim 0.4 - 0.8$  volts)

*Area=AS* or *AD*, the area of the source or drain *Periphery=PS* or *PD*, the periphery of the source or drain

 $\begin{array}{ll} \text{Cj}_{(\text{drain})} =& 0.0043 \text{PF} & (\text{VJ}=& 2.5 \text{V is assumed}) \\ \text{Cj}_{(\text{source})} =& 0.0043 \text{PF} & (\text{VJ}=& 2.5 \text{V is assumed}) \end{array}$ 

## Routing Capacitance



Tai-Haur Kuo, EE, NCKU, 1997

### **Distributed RC Effects**

#### Transmission line



• delay time from one end to the other end

- $t \cong \frac{rc}{2} l^2$
- r: resistance per unit length
- c: capacitance per unit length
- 1: length of the wire
- Disadvantages of long wire:
  - (1) long long delay

(2) reduction in sensitivity to noise



Tai-Haur Kuo, EE, NCKU, 1997

## Distributed RC Effects (Cont.)

Method to improve disadvantages mentioned previously



 $\begin{array}{l} -- & \mbox{If } (rcl^{2}/4) < \tau_{g}, \mbox{ delay time is reduced} \\ -- & \mbox{If } (rcl^{2}/2) >> \tau_{g}, \mbox{ more buffers should be used} \\ -- & \mbox{ In actual design, if possible,} \end{array}$ 

$$\frac{\mathrm{rcl}^2}{2} \ll \tau_g \implies 1 \ll \sqrt{\frac{2\tau_g}{\mathrm{rc}}}$$

• Transmission line effect is particularly severe in poly wire because of the relatively high resistance of this layer. Gate poly layer is the worst one because of its high capacitance to substrate.

• Strategies

- use metal line: small r
- use wider metal for signal distribution line

(e.g. clock distribution line): small r, a tiny bit large C
Design example

refer to p.203 of textbook

Tai-Haur Kuo, EE, NCKU, 1997

## Inductance

- On-chip inductance are normally small. Bond-wire inductance is larger.
- Inductance of bounding wires and the pins on packages

$$L = \frac{\mu}{2\pi} \ln \left(\frac{4h}{d}\right) \quad H/cm$$

µ: the magnetic permeability of the wire (typically 1.257<sup>-10-8</sup>H/cm)
h: the height above the ground plane

d: the diameter of the wire

• Inductance of on-chip wires  

$$L = \frac{\mu}{2\pi} ln \left( \frac{8h}{w} + \frac{w}{4h} \right) H/cm$$
w: conductor width

h: the height above the substrate

#### **Switching Characteristics**



## Fall Time and Rise Time



#### Fall Time and Rise Time (Cont.)

•  $t_{f1}$   $-V_o: 0.9 V_{DD} \longrightarrow V_{DD} - V_{tn}$  - NMOS in saturation region $<math>C_L \frac{dV_o}{dt} - \frac{\beta n}{2} (V_{DD} - V_{tn})^2 = 0$   $t_{f1} = \frac{2CL}{\beta n (V_{DD} - V_{tn})^2} \int_{V_{DD} - V_{tn}}^{0.9V_{DD}} dV_o$  $= \frac{2CL (V_{tn} - 0.1 V_{DD})}{\beta n (V_{DD} - V_{tn})^2}$ 

 $\bullet$  t<sub>f2</sub>

- V<sub>0</sub>: V<sub>DD</sub> - V<sub>tn</sub> → 0.1 V<sub>DD</sub>  
- NMOS in triode region  

$$C_{L} \frac{dV_{o}}{dt} = \frac{\beta n}{2} [2(V_{gs} - V_{tn})V_{ds} - V_{ds}^{2}]$$

$$V_{DD}$$

$$t_{f2} = \frac{C_{L}}{\beta n (V_{DD} - V_{tn})} \int_{0.1V_{DD}}^{V_{DD} - V_{tn}} \frac{dV_{o}}{\frac{V_{o}^{2}}{2(V_{DD} - V_{tn})} - V_{o}}$$

$$= \frac{C_{L}}{\beta n (V_{DD} - V_{tn})} \ln(\frac{19V_{DD} - 20V_{tn}}{V_{DD}})$$

Tai-Haur Kuo, EE, NCKU, 1997

## Fall Time and Rise Time (Cont.)

• 
$$\mathbf{t}_{f} = \mathbf{t}_{f1} + \mathbf{t}_{f2}$$
  

$$= \frac{2CL}{\beta_{n} (V_{DD} - V_{tn})} \times \left[ \frac{V_{m} - 0.1V_{DD}}{V_{DD} - V_{tn}} + \frac{1}{2} \ln(\frac{19V_{DD} - 20V_{m}}{V_{DD}}) \right]$$
• e.g.  $V_{DD} = 5V$ ,  $V_{tp} = -1V$ ,  $V_{tn} = 1V$   
 $\mathbf{t}_{f} \approx -\frac{4CL}{\beta_{n}V_{DD}}$ 
• Rise time  
Similarly,  $\mathbf{t}_{r} \approx -\frac{4CL}{\beta_{p} V_{DD}}$ 
• For equally sized n and p devices  
 $\beta_{n} = 2 \sim 3\beta_{p}$  (i.e.  $\mu_{n} = 2 \sim 3\mu_{p}$ )

 $t_{f} = \frac{t_{r}}{2 \sim 3}$ 

• 
$$t_r = t_f$$
  
 $\Rightarrow \beta_p = \beta_n \Rightarrow \omega_p \approx 2 \sim 3\omega_n$ 

• Delay time

In most CMOS circuits, the delay of a single gate is dominated by the output rise and fall time

$$t_{dr} \approx \frac{t_r}{2}$$
 and  $t_{df} \approx \frac{t_f}{2}$ 

### Equivalent Circuit



Equivalent capacitance

$$C_{eq} = C_g + C_d$$

Where  $C_g$  is the gate capacitance of a minimum sized transistor  $C_d$  is the drain capacitance of a minimumsized transistor

#### Inverter-pair Delay

• CMOS (  $\mu_n = 2.5 \mu_p$  is assumed) (a)  $W_p=2.5W_n$ ;  $W_n$  and L are minimum size R<sub>eq</sub> R<sub>eq</sub> R<sub>eq</sub> 3.5C<sub>eq</sub> 3.5C<sub>eq</sub> R<sub>eq</sub> R<sub>eq</sub> R<sub>eq</sub>  $t_{inv-pair} = t_f + t_r = 3.5 R_{eq} C_{eq} + 3.5 R_{eq} C_{eq}$  $=7R_{eq}C_{eq}$ (b)  $W_p = W_n$ ; All minimum sized devices 2.5R<sub>eq</sub>  $2.5R_{eq}$  $2.5R_{eq}$ 2C<sub>eq</sub> 2C<sub>eq</sub> R<sub>eq</sub> R<sub>eq</sub> R<sub>eq</sub>  $t_{\text{inv-pair}} = 5R_{\text{eq}} C_{\text{eq}} + 2R_{\text{eq}} C_{\text{eq}}$  $= 7R_{\text{eq}} C_{\text{eq}}$ 

### Inverter-Pair Delay (Cont.)

• Inverter threshold voltage

$$- V_{inv} = \frac{V_{DD} + V_{tp} + V_{tn} \sqrt{\beta_n / \beta_p}}{1 + \sqrt{\beta_n / \beta_p}}$$

V <sub>DD</sub>	V <sub>tn</sub>	$V_{tp}$	$\beta_n$	$\beta_p$	V <sub>inv</sub>
5	.7	7	1	1	2.5
5	.7	7	.5	1	2.8
5	.7	7	1	.5	2.2
3	.5	5	1	1	1.5
3	.5	5	.5	1	1.67
3	.5	5	1	.5	1.32

— Variation in  $V_{inv}$  with  $\beta_n / \beta_p$  ratio

- -- Examples:  $V_{DD} = 5V$ ,  $V_{tn} = -V_{tp} = 0.7V$ ,  $\mu_n = 2.5 \mu_p$ (1) for  $W_p = 2.5W_n$ ,  $V_{inv} = 2.5V$ (2) for  $W_p = W_n$ ,  $V_{inv} = 2.1V$ For (1) & (2), pair delay is the same and  $V_{inv}$  variation is 15%
- To reduce cost and power disspation,  $W_p = W_n$  is usually used. However, noise margin is reduced.
- When the circuit have to drive any significant load, n and p transistors are generally sized to yield equal rise and fall time.

### NMOS Inverter-Pair Delay

• Inverter-pair delay



$$t_{inv-pair} = 4R_{eq}(C_g + 2C_d) + R_{eq}(C_g + 2C_d)$$
  

$$\approx 5R_{eq}C_{eq}$$
  

$$= 5 \tau$$
  
where  $\tau = R_{eq}C_{eq}$  and  $C_{eq} = C_g + 2C_d$ 

 NMOS inverter-pair is faster than CMOS one. (5 τ) (7 τ)
 But, NMOS inverter-pair consumes much more static power than CMOS one.

#### Inverter-Pair Delay (Cont.)

• Driving same size inverter



L&W are minimum size Inverter-pair Delay= $7 \text{R}_{e_q} C_{e_q} = 7 \tau$ where  $\tau = \text{R}_{e_q} C_{e_q}$ 



Inverter-pair Delay =  $7n^2 \operatorname{Re}_q C_{eq}$ =  $7n^2 \tau$  where  $\tau = \operatorname{Re}_q C_{eq}$ (Depends on channel length independent of channel width) \*Recall that  $\omega_{\mu} = \frac{g_m}{C_g} = \frac{\mu}{L^2} (V_{gs} - V_t)$ 

### Driving Large Capacitive Loads

• CMOS



- (i) If  $L_p \& L_n$  are minimum channel length,  $t_{inv-pair} = 7a\tau$
- (ii) If L<sub>p</sub> & L<sub>n</sub> are not minimum channel length, additional calculation is required to obtain t<sub>inv-pair</sub>

- time of the first stage (minimum L) (i) For  $\Delta V_{in}$ : (a)3.5at ( $W_p = 2.5W_n$ ), (b)2at ( $W_p = W_n$ )

(ii) For  $\forall V_{in}$ : (a)3.5a $\tau$  (W<sub>p</sub>=2.5W<sub>n</sub>), (b)2a $\tau$  (W<sub>p</sub> = W<sub>n</sub>)

#### • NMOS

 $t_{\text{inv-pair}} = 5a\tau$ Fall/Rise time of the first stage=  $\begin{cases} a\tau & \text{for } \Delta V_{\text{in}} \\ 4a\tau & \text{for } \nabla V_{\text{in}} \end{cases}$ 

## Driving Large Capacitive Loads (Cont.)

Stage ratio Let  $y = \frac{C_L}{\Box C_a} = a^N$ where  $C_g$  is the gate capacitance of the first stage inverter  $\Rightarrow \ln(y) = N \bullet \ln(a)$  $=> N = \frac{\ln(y)}{\ln(a)}$ For that N is even, total delay  $t_d = \frac{N}{2}$  7a  $\tau = 3.5$ Na  $\tau$  (CMOS) (or) =  $\frac{N}{2}$  5a  $\tau$  = 2.5Na  $\tau$  (NMOS) For both CMOS and NMOS Delay  $\alpha$  Na  $\tau = \frac{\ln(y)}{\ln(a)} \tau$ minimum t<sub>d</sub>  $\frac{\mathrm{d}}{\mathrm{da}}\left(\frac{\mathrm{ln}(\mathbf{y})}{\mathrm{ln}(\mathbf{a})}\mathbf{a}\tau\right) = 0$  $\Rightarrow$  a = e = 2.71828 to have minimum value of Na  $\tau$ number of stages for obtaining minimum t<sub>d</sub>

Assuming a = e

N = ln(y)

Tai-Haur Kuo, EE, NCKU, 1997

#### Driving Large Capacitive Loads (Cont.)

• Overall delay 
$$t_d$$
 for  $\omega_p = \omega_n$   
— N is even  
 $t_d = 3.5Ne\tau - - CMOS$   
 $t_d = 2.5Ne\tau - - NMOS$   
— N is odd  
(i) For  $\Delta Vin$  ( $\checkmark$ )  
 $t_d = [3.5(N-1)+2]e\tau - - CMOS$   
 $t_d = [2.5(N-1)+1]e\tau - - NMOS$   
(ii) For  $\Delta Vin$  ( $\checkmark$ )  
 $t_d = [3.5(N-1)+5]e\tau - - CMOS$   
 $t_d = [2.5(N-1)+4]e\tau - - NMOS$ 

Overall delay t<sub>d</sub> for ω<sub>p</sub>= 2.5ω<sub>n</sub> can be similarly derived.
Stage ratio V.S. overall delay



Tai-Haur Kuo, EE, NCKU, 1997

#### Gate Delays

#### •NAND gate explame



## Switch-Level RC Models

• Example: a 4-input NAND gate with parasitic capacitances



Tai-Haur Kuo, EE, NCKU, 1997

### Body Effect



- The upper circuit is faster than the lower one because the  $V_{SB}$  of the transistors are initially discharged to zero
- Design strategies
  - 1. Place the transistors with the latest arriving signals nearest the output of a gate
    - The early signals discharge internal nodes and the late arriving signals have to switch transistors with minimum body effect
  - 2. Minimize the capacitance of internal nodes

Tai-Haur Kuo, EE, NCKU, 1997

## Power Dissipation

- Static dissipation
- Dynamic dissipation due to
  - a. switching transient current
  - b. charging and discharging of load capacitances

## Static Dissipation

#### Due to

- a. leakage current
- b. other current drawn continuously from power supply e.g. NMOS circuits
  - (For CMOS inverters/gates, the current in b is zero)
- Model describing parasitic diodes present in a CMOS inverter



- Total static power dissipation  $P_s = \sum_{1}^{n} leakage$  current X supply voltage where n = number of devices

## Dynamic Dissipation

#### Includes

a. switching transient current (i.e. short - circuit current)

During transition from either "0" to "1", alternatively from "1" to "0", both n-and p-transistors are on for a short period of time. This results in a short current pulse from  $V_{DD}$  to  $V_{ss}$ .

- b. Current is also required to charge and discharge the output capacitive load.
- $\blacktriangleright$  (b. is usually the dominant term)
- SPICE circuits and results showing dynamic shortcircuit current and capacitive current for a CMOS inverter for varying load capacitances



Power Dissipation due to Charging and Discharging of Load Capacitance



Tai-Haur Kuo, EE, NCKU, 1997

### Short-Circuit Dissipation



• As load capacitance is incresed, Psc remains almost the same. However P<sub>d</sub> is incresed.

Tai-Haur Kuo, EE, NCKU, 1997

### Total Power Dissipation

•  $P_{total} = P_s + P_d + P_{sc}$ — where  $P_d$  = activity-percentage X ( $C_{total}V_{DD}^2f_p$ ) —  $P_{sc}$  is also multiplied by an activity-percentage

## Power Economy

- Power dissipation constraint must be met in a design because of low-power and thermal-dissipation concerns.
- Methods to minimize power dissipation.
  - 1. use minimum-sized devices to reduce.
    - a. diffusion area and hence leakage current.
    - b. load capacitance to reduce dynamic dissipation.
  - 2. Reduce supply voltage, e.g. 1.5V~3V.
  - 3. Manual layout techniques are used to minimize routing capacitance.
  - 4. Operate circuitry at the lowest possible speed
  - 5. Many other clever methods of manipulating architecture, circuit, and layout to achieve low-power and high-speed goals.

#### Size Routing Conductors

- Metal power-carrying conductors have to be sized for three reasons :
  - 1. Metal migration
    - current density is the dominant factor
    - for 1µm-thick Aluminum, maximum allowable current density

 $J_{AI} \approx 1 \sim 2mA / \mu m$ 

- $V_{DD}$  and  $V_{SS}$  lines
- 2. Power supply levels
  - IR drop during charging transients (Poor V<sub>DD</sub> or V<sub>SS</sub> levels can lead to poor logic levels which reduce noise margin and cause incorrect operation)
- 3. RC delay

has been discussed in sec. 4.3.5

### Power and Ground Bounce

- Voltage spikes occur on the power and ground lines during current switching :
  - 1. voltage drop due to line inductance  $\Delta V = L \frac{di}{dt}$
  - 2. voltage drop due to line resistance  $\Delta V = \Delta i \cdot R$
- Occur in I/O pads while driving an outside load
  - Separate power and ground buses are routed to the I/O buffers so that the ground bounce does not flow through internal circuitry.

#### Contact Replication

#### Big contact is not suggested

If a large contact opening were permitted, the central areas of these openings would be etched away before the oxide was completely removed for the smaller contact openings. As the etching continued in the small openings, any pinholes in the large open area could be further attacked by the etchant. Since the underlying poly layer thicknesses and diffusion depths are comparable in thickness to the layer that must be removed during contact openings, and since underlying thin oxides are much thinner, these pinholes could cause device failure. Although the probability of failure due to a single larger contact may be very low, the probability of a single failure that would render a circuit defective if a large number of these large openings were permitted may be unacceptably large. Even if the pinholes did not cause shorting, the reliability of such devices deteriorates with increased risks of premature device failures after the part is in use. For these reasons, contact openings on the gates of transistors (no contact to poly inside active) are usually not permitted either.

Contact openings to POLY II on top of POLY I are permitted. Although this type of contact is also plagued by the pinhole problem, the POLY II layer is generally used in analog applications as an upper plate of a capacitor. The total number of capacitors in these circuits is generally quite small compared to the number of transistors in a large digital circuit, thus minimizing (in the probabilistic sense) the failures due to the pinhole problem.

#### Multiple-contact

Often, a single run of a conductor can not be made to supply all circuits or modules in a design. In these cases a layer change may be necessary. Because this involves the use of interlayer contacts or vias, the resistance and current-carrying capacity of these structures must be taken into account for the effects mentioned in this section.

The current density in a contact (window, cut) periphery must be kept below about 0.1 mA/µm. We find that, due to current crowding around the perimeter of a window, a chain of small windows, suitably spaced, generally provides just as much current-carrying capacity as a single long, narrow contact. The direction of the current flow after passing through a contact can also influence the current-carrying capacity. If the current flow turns at right the flow is in the same direction, fewer contacts may be used.



Tai-Haur Kuo, EE, NCKU, 1997

## Charge Sharing



 $\begin{array}{c} \hline C_{b} \text{ is bus capacitance} \\ \hline C_{s} \text{ is node capacitance} \\ (e.g. C_{d}, C_{g}, \dots, etc.) \end{array}$ 

- Total charge  $Q_T = C_b V_b + C_s V_s$
- When the switch is closed, the resultant voltage  $V_R$ on  $C_s$  is ( $V_b = V_{DD}$ , is assumed)

$$V_R = \frac{Q_T}{C_b + C_s} = = > C_b >> C_s$$
 is required to ensure  
reliable data transfer

• Dynamic logic circuit  
(1)When 
$$C_k=0$$
 (precharge)  
 $-M_1$  is on,  $M_4$  is off,  $V(C_o)=V_{DD}$   
 $M_2$  off and  $V(C_s)=0$  are assumed.  
(2)When  $C_k=1$  (evaluate)  
If A=1 and B=0,  
then  $V(C_o) = \frac{V_{DD}}{C_o+C_s} < V_{DD}$   
 $(C_o>>C_s \text{ is required.}$   
Otherwise,  $V(C_o) < V_{IH}$  may happen)  
 $CK \rightarrow M_1$   
 $A \rightarrow M_2$   
 $G_{C_s} \rightarrow C_s$   
 $F = \overline{AB}$ 

## <u>Design Margining</u>

- Three sources of variation
  - (two environmental and one manufacturing)
  - 1. Temperature
    - ranges for normal operation commercial:  $0^{\circ}C \sim 70^{\circ}C$ 
      - military:  $-55^{\circ}C \sim 125^{\circ}C$
    - -transistors:
      - T  $\uparrow => IDS \checkmark$  for a given set of voltage biases capacitors and resistors:
      - thermal coefficients
    - -variations with temperature are not very important for digital circuits but are very important for analog circuits
  - 2. Supply voltage
    - -10% variation is the general spec. for commercial product e.g.  $4.5V \sim 5.5V$  for a 5V system  $3.0V \sim 3.6V$  for a 3.3V system
  - 3. Process variation
    - The fabrication process is a long sequence of chemical reactions that result in device characteristics that follow a normal or Gaussian distribution
    - distribution of process parameters



Accepting parts within 3 sigma would exclude .3%

Tai-Haur Kuo, EE, NCKU, 1997

worst-case considerations

- a. transistors:
  - ★ nominal
  - ✤ fast
  - **₩** slow
- b. CMOS circuits
  - ★ fast-n fast-p
  - ✤ fast-n slow-p
  - slow-n slow-p
  - ℁ slow-n fast-p

#### • Design corners

- one must aim to design a circuit that will reliably operate over all extremes of these three variables

	CMOS D	igital System	Checks(Commercial)
PROCESS	TEMP	VOLTAGE	TESTS
Fast-n/fast-p	0 °C	5.5V(3.6V)	Power dissipation(DC), clock races
Slow-n/slow-p	125 °C	4.5V(3.0V)	Circuit speed, external setup and hold times
Slow-n/fast-p	<sup>0</sup> °C	5.5V(3.6V)	Pseudo-nMOS noise margin, level shifters,memory write/ read,ratioed circuits
Fast-n/slow-p	<sup>0</sup> °C	5.5V(3.6V)	Memories, ratioed circuits, level shifters

#### $\rightarrow$ Use design-centering technique if possible

#### Packaging issues

- Package selection can be very important because packages vary widely in cost and thermal impedance
- Usually the more expensive a package for a given number of pins, the better the thermal impeadance.
   (a a Commission better them relaction)
  - (e.g. Ceramic is better than plastic)
- \_\_\_\_ Heat sink, fan, or large cooling systems may be required
- Packages also have a wide variation in lead inductance, with ceramic pin-grid arrays having the lowest values and cheap plastic packages the highest

### Yield

• Defined as Y= No. of good chips on wafer x 100% Total number of chips • Seeds's model — This model is used for large chips and for yields less than about 30%  $Y = e^{-\sqrt{AD}}$ A= chip area D= defect density • Murphy's model - This model is used for small chips and for yields greater than 30%  $Y = \left[\frac{1 - e^{-AD}}{AD}\right]$ • A more recent generalized model  $Y = \prod_{i=1}^{N} (1 + \sum_{i} \frac{A_{j} D_{i} P_{ij}}{C_{i}})^{-C_{i}}$ i= the i-th type of defect j= the j-th module  $P_{ij}$  = the probability that an i defect will cause a fault in the j-th area  $C_i$  = the constant relating to the density of a i-th type of defect **Realialility** Iong lifttime of a part should be guaranteed

• potential reliability problems

- Hot electron effects
- Electromigration
- Oxide failure
- Bipolar transistor degradation
- Package / chip power dissipation(die temperature)
- ESD protection

Tai-Haur Kuo, EE, NCKU, 1997

#### Scaling of MOS transistor dimensions

Scaling factor  $\alpha \longrightarrow$  (components/unit area) will increase by a factor of  $\alpha^2$ 

λ-rule : λ變大/小 → 所有rule都變大/小 → layout rule變大/小



Scaling Model : constant field scaling (fist order) Scaling factor so applied to :

- ③ All dimensions, including those vertical to the surface
- ① device voltages
- the concentration densities

i.e. 
$$\textcircled{U}$$
 L, W,  $t_{ox}$ ,  $X_j$  ....  $1/\alpha$   
 $\textcircled{U}$   $V_{DD} \longrightarrow V_{DD}/\alpha$   
 $\textcircled{U}$   $N_A \longrightarrow \alpha N_A$ 

## Influence of Transistor Scaling

#### • First-order influence

	PARAMETERS	SCALING FACTOR
DEVICE PARAMETERS	Length; L Width; W Gate oxide thickness; tox Junction depth; Xi Substrate doping; Na Supply voltage; VDD Electric field across gate	1/α 1/α 1/α 1/α 1/α
RESULTANT INFLUENCE	<ul> <li>Depletion layer thickness; d</li> <li>Parasitic capacitance; WL/tox</li> <li>Gate delay; (VC/I)</li> <li>DC power dissipation; Ps</li> <li>Dynamic power dissipation; Pd</li> <li>Power- delayproduct</li> <li>Gate area</li> <li>Power density; (VI/A)</li> <li>Current density; (I/A)</li> <li>Transconductance: gm</li> </ul>	$     \begin{array}{c}       1 \\       1/\alpha \\       1/\alpha \\       1/\alpha^2 \\       1/\alpha^2 \\       1/\alpha^2 \\       1/\alpha^2 \\       1/\alpha^2 \\       1 \\       \alpha \\       1     \end{array} $

• Yield Device dimension  $\downarrow =>$  chip area  $\downarrow =>$  yield

## Limitations to Scaling

• Power supply :

- Noise margin is reduced

• Relationship among V, L , and doping concentration



• Metal Migration :

Current density limit on metal (conductor) and others

#### • Latchup

 spacing between NMOS and PMOS can not be arbitrarily scaled down without the danger of including latchup conditions

Tai-Haur Kuo, EE, NCKU, 1997

## Scaling of Wires and Interconnections

#### • Influence of scaling on interconnect media

PARAMETERS	SCALING FACTOR
Line resistance; r Line response; rc Normalized line response	α 1 α
Line voltage drop; Vd'	1
Normalized line voltage drop V <sup>d</sup> / Current density; J	V <sub>DD</sub> , α α
Normalized contact voltage drop; V	$V_{\rm c}/V$ $\alpha^2$

• R'= 
$$\frac{\rho}{t/\alpha} \left[ \frac{L/\alpha}{W/\alpha} \right] = R$$
  
• R'C' =  $(\alpha R)(\frac{C}{\alpha}) = \Re C$   
•  $\frac{R'C'}{\tau} = \frac{R'C'}{\tau/\alpha} = \alpha \tau$   
(Normailized line response)  
•  $V_d' = -\frac{I}{\alpha} \alpha R = IR$ 

• Normailized line voltage drop

$$\frac{V_{d}}{V_{DD}}$$
,  $= \frac{IR}{V_{DD}/\alpha} = \frac{V_{d}}{V_{DD}/\alpha} = \alpha$ 

Tai-Haur Kuo, EE, NCKU, 1997