# CMOS Logic Gate Design

- To achieve correct operation of any integrated logic gate, both functional and timing constraints have to be satisfied.
- The following effects can result in incorrect functioning
  - Incorrect or insufficient power supplies, or power supply noise
  - Noise on gate inputs
  - Faulty transistors
  - Faulty connections to transistors
  - Incorrect ratios in ratioed logic
  - Charge sharing or incorrect clocking in dynamic gates
- Critical paths
  - slowest paths in a logic design
  - speed optimization is required
  - can be affected at four main levels
    - 1. architecture level
    - 2. RTL/logic gate level
    - 3. circuit level
    - 4. layout level

The most leverage is achieved by completing a good architecture, i.e. designing the overall function in the most efficient manner at the highest level possible.
 (No amount of skillful logic design can overcome a poor architecture)

- Once the logic level has been decided, the circuit level of design can be used to optimize a critical speed path. This may be done by sizing transistors or using other styles of CMOS logic
- Finally, one can affect the speed of a set of logic by rearranging the physical layout.

## Fan-In and Fan-Out

• Fan-in affects gate speed

e.g. If two identical transistors are connected in series, the rise (or fall)time will be approximately double that for a single transistor with the same capacitive load

• Fan-out

The capacitive load of a gate is usually determined by the number of its fan-out

- For an m-input NAND gate
  - 1. Equal-sized gate ( The gate sizes of p and n-transistors are the same)

#### - worst-case rise time $t_r$ (only one p-device is on)

$$t_r = \frac{R_p}{n} (mnC_d + C_r + C_g)$$

- $R_p$  = the effective resistance of p-device in a minimum-sized inverter
- n = width multiplier for p-device in this gate
- k = the fan-out(in units of minimum-sized inverters)
- m = fan-in of gate
- $C_g$  = gate capacitance of a minimum-sized inverter
- $C_d$  = source/drain capacitance of a minimum-sized inverter
- $C_r = routing capacitance$

- This can be reformulated as

$$t_{r} = \frac{R_{p}}{n} (mnrC_{g} + q(k)C_{g} + kC_{g})$$
$$= \frac{R_{p}C_{g}}{n} (mnr + q(k) + k)$$
$$= R_{p}C_{g}mr + \frac{R_{p}C_{g}}{n}q(k) + \frac{R_{p}C_{g}}{n}k$$

where

 $t_r = C_d / C_g$ , the ratio of the intrinsic drain capacitance of an inverter to the gate capacitance, q(k) = a function of the fan-out representing the routing capacitance as a multiplier times the gate capacitance.

\* Larger n => 2. Higher cost ( I.e. larger size )
 3. Heavier capacitive load for the anterior stage

#### Tai-Haur Kuo, EE, NCKU, 1997

VLSI Design 5-2

The above equation is of the form

 $t_r = t_{internal-r} + k * t_{output-r}$ where  $t_{internal-r} = R_p C_g mr$ 

$$t_{output-r} = \frac{R_p C_g}{n} (1 + \frac{q(k)}{k})$$

Similarly, the fall time, 
$$t_f$$
, is approximated by  
 $t_f = m \frac{R_n}{n} (mnrC_g + q(k)C_g + kC_g)$   
 $= R_n C_g m^2 r + mk \frac{R_n C_g}{n} (1 + \frac{q(k)}{k})$   
 $= t_{internal-f} + k * t_{output-f}$   
where  $R_n$ =the effective resistance of

a minimum-sized n-device

2. Equal-delay method (where rise and fall times are equalized)

$$\begin{split} t_{r} &= t_{f} \\ = > \frac{R_{p}}{n} (mnrC_{g} + q(k)C_{g} + kC_{g}) \\ &= m \frac{R_{n}}{n} (mnrC_{g} + q(k)C_{g} + kC_{g}) \\ = > R_{p} = mR_{n} \\ = > [(\frac{W}{L})_{p} \mu_{p}]^{-1} = m [(\frac{W}{L})_{n} \mu_{n}]^{-1} \\ = > W_{p} = \frac{W_{n}}{m} (\frac{\mu_{n}}{\mu_{p}}) \\ For an m-input NOR gate \\ - e.g. equal-sized method \\ t_{r} = m \frac{R_{p}}{n} (mnrC_{g} + q(k)C_{g} + kC_{g}) \\ t_{f} = \frac{R_{n}}{n} (mnrC_{g} + q(k)C_{g} + kC_{g}) - m \\ uo, EE, NCKU, 1997 \end{split} \qquad only one n-device is on \\ VLSI Design 5-3 \end{split}$$

Tai-Haur Kuo, EE, NCKU, 1997

#### Driving Large Fan-out

• Certain logic circuits can have signals that have large capacitive loads due to large fan-out

clocks and reset signals are common examples

- Example As an example of a simple logic decision consider the implement of an 8-input AND gate driving a 1pF load (for instance, a row decoder in a RAM or ROM), we may use the following(Fig. 5.3):
  - Approach 1--An 8-input NAND and an inverter
  - Approach 2--Two 4-input NANDs and a 2-input NOR
  - Approach 3--Four 2-input NANDs, two 2-input NORs

a 2-input NAND, and an inverter



0.31

ND2

falling

2.17

INV

rising

•	The shortest delay is achieved by approach 3	
	Large stage ratio may be required for driving	

rising

0.4

NR2

rising

falling

0.31

ND2

falling

a large output capacitive load(for all 3 approaches)

3

3.19

(3.46)

#### Guidelines for High-Speed Logic Design

- Use NAND structures where possible.
- Place inverters (or at worst, small fan-in NAND gates) at high fan-out nodes, if possible.
- Avoid the use of NOR structures in high-speed circuits, especially with a fan-in greater than four and where the fan-out is large.
- Use a fan-out below 5-10.
- Use minimum-sized gates on high fan-out nodes to minimize the load presented to the driving gate.
- Keep rising and falling edges sharp.
- When designing with power or area as a constraint, remember that large fan-in complementary gates will always work given enough time.

## **CMOS Logic Structures**

 CMOS complementary Logic e.g.  $F = A \bullet B + C \bullet (D + E)$ - TRANSMIT "1's "  $\mathbf{F} = (\mathbf{A} \bullet \mathbf{B}) \bullet (\mathbf{C} \bullet (\mathbf{D} + \mathbf{E}))$  $\overline{C}$ +( $\overline{D+E}$ ) A+B D•E  $F = (A+B)\bullet(C+(D\bullet E))$ VDD D -0 E A -4| B þ Ζ TRANSMIT "0's ": A- $F = A \bullet B + C \bullet (D + E)$ B

E

- C

Ζ

#### Pseudo-NMOS Logic



Tai-Haur Kuo, EE, NCKU, 1997

 $\frac{\beta_n}{\beta_p} \approx 6$  (refer to page 75 of textbook) VLSI Design 5-7

- Static  $P_D$  when pull-dpwn network is on
- Capacitance load for any input  $=C_g$
- If min. size driver transistors are used,  $L_p>W_p$  to give proper  $\beta$  ratio ==> slower t<sub>r</sub>
- Emulates NMOS circuits ==> use of existing base
- Density better than full CMOS (n+1 transistors VS. 2n)

 $\begin{tabular}{|c|c|c|c|c|} \hline Full CMOS & pseudo NMOS \\ \hline $C_{IN}$ & $2C_g$ & $C_g$ \\ \hline $\#T's$ & $2N$ & $N+1$ \\ \hline $t_f$ & $t_f$ & $t_f$ \\ \hline $t_r$ & $t_r$ & $>t_r^*$ \\ \hline \end{tabular}$ 

Comparsions for N-input CkT

\* depends on CkT

#### Dynamic CMOS Logic



WHEN  $\emptyset = 0$ : Z=HIGH, precharge WHEN  $\emptyset = 1$ : stage of n-network is <u>evaluated</u> if n-network is ON, Z=LOW if n-network is OFF, Z remains HIGH => Z =  $\overline{AB + C(D+E)}$ 

- For any input,  $C_{in} = 1C_g$
- Pull-up time ~ same as pseudo N-MOS
- Pull-down time ↑ due to evaluate time
- Restriction on inputs to charge only during precharge due to charge redistribution



- When the gates are precharged,  $N_1$  and  $N_2$  are charged to  $V_{DD}$
- During evaluate, n-logic-1 will conditionally discharge with some delay due to t
- N<sub>1</sub> must be fully evaluated before
   N<sub>2</sub> is evaluated; othermise the output
   N<sub>2</sub> will be in error
   This cannot be assured

with single-phase clocks

 These problems can be overcome by using multi-phase clocks and a sample and hold circuit to isolate cascaded stages and control evaluate timing



- During precharge, N<sub>1</sub> is automatically high and S is automatically ON
- Suppose that n-logic-1 is ON and n-logic-2 is ON

   Immediately after precharge ends, N2 will tend
   to be pulled down until N1 is pulled down by
   n-logic-1 thereby turning S OFF
- To make cascaded stages (single phase clock) ok, S should be OFF until it is conditionally turned ON ( by N<sub>1</sub>)
  - -Can do this by inserting an inverter between N1 and S => domino logic

## **CMOS DOMINO LOGIC**

• Incorporate a static (non-clocked) buffer(inverter) into each dynamic logic gate



CK=0:	$M_1$ on $M_2$ off	$M_3 \text{ off} M_4 \text{ on}$	PZ precharged HIGH Z precharged LOW
-------	--------------------	----------------------------------	--

??

 $M_1$  off CK=1:  $M_2$  on

rged LOW

evaluate  $Z=PZ \implies$  causes

next stage to evaluate

#### Example



Tai-Haur Kuo, EE, NCKU, 1997

## CMOS Domino Logic (Cont.)



• Latched version



# NP Dominio Logic (Zipper CMOS)

- Buffer removed
- Cascaded logic blocks are alternate, p-logic and n-logic

