# **Operational Amplifiers**

### **Operational Amplifiers**

- Ideal voltage op-amp
  - Voltage-controlled voltage source
  - Infinite voltage gain
  - Infinite input impedance
  - ♦ Zero output impedance
  - No noise
  - Infinite bandwidth
  - No offset voltage
  - Infinite CMRR
- Differences between the ideal op-amp and real op-amp
  - Finite gain (practical op-amps, A≈10<sup>2</sup>~10<sup>4</sup>, i.e., 40~80dB)
  - Finite linear range( $V_{DD} > V_o > GND$ )



- Offset voltage:
  - > Ideal op-amps  $V_a = V_b \Rightarrow V_o = 0$
  - > Real op-amps

This is not exactly true and  $V_o \neq 0$  is always occurred.

- Input offset voltage V is defined as the differential input voltage needed to restore V<sub>o</sub>=0.
- For MOS op-amps, V<sub>offset</sub> is about 5-15 mV. For BJT op-amps, V<sub>offset</sub> is about 1-2 mV.
- Common Mode Rejection Ratio(CMRR)
  - The CMRR measure how much the op-amp can suppress common-mode signal at its input.
  - > Typically CMRR=60~80dB common-mode input voltage: V<sub>in,c</sub>=(V<sub>a</sub>+V<sub>b</sub>)/2



- Frequency Response:
  - Limited bandwidth(10GHz unity-gain bandwidth is typical)
  - Gain decreases at high frequency, because
    - $\circ$  Stray capacitances
    - $\circ$  Finite carrier mobilities

- ♦ Slew Rate (typically, for MOS op-amps, 1~50V/µs)
  - > The maximum rate of output change  $dV_o/dt$
  - For a large input voltage, some transistors may be driven out of their saturation regions or completely cut off. As a result, the output will follow the input at a slower finite rate.
- Nonzero Output Resistance
  - ightarrow 0.1~5k $\Omega$  ightarrow typical value
  - Large R will limit frequency response(i.e., speed) when a capacitor is connected to its output.
- Noise
  - Noisy transistors in op-amps give rise to a noise voltage V<sub>on</sub> at the output of op-amp.
  - > Equivalent input noise voltage=V<sub>on</sub>/A=V<sub>n</sub>



- Dynamic Range(DR) =  $20\log_{10}(\frac{V_{in,max}}{V_{in,min}})$ 
  - > Open loop~30-40dB

$$V_{in,min} \approx \sqrt{V_n^2} \sim 30 \mu V$$
  
 $V_{in,max} \approx \frac{V_{dd}}{A}$ 

> Close loop~100dB has larger DR than open loop.

- Can be increased by using correlated double sampling (CDS)
- PSRR (Power supply rejection ratio)

> PSRR<sup>+</sup>= 
$$20\log_{10}(\frac{A_d}{A^+})$$
  
> PSRR<sup>-</sup>=  $20\log_{10}(\frac{A_d}{A^-})$ 



DC Power Dissipation(10µW~100µW)

## **CMOS** Amplifier with Resistive Load



- For high gain
  - ♦ High I<sub>D</sub>R<sub>o</sub>

> High I<sub>D</sub>R<sub>o</sub> means large voltage drop on R<sub>o</sub>

Large power supply

- ♦ High R<sub>o</sub> reduces speed
- ♦ Use active loads to overcome the above problems.

### **CMOS Amplifier with Active Load**

• With external bias



## CMOS Amplifier with Active Load (Cont.)

- Self-biased active load, where quiescent  $V_o$  less sensitive to  $I_{ds3,4}$  variations
- Performs differential gain and differential to single-ended
- Differential gain A<sub>dm</sub>

$$CMRR = \frac{A_{dm}}{A_{cm}} \approx 2g_{m1} (r_{ds2} // r_{ds4}) g_{m3} r_{ds0}$$

### **Uncompensated CMOS OPAMP**

Basic building blocks of an operational amplifier



**Uncompensated CMOS OPAMP (Cont.)** 

$$A_{V1} = -g_{m1}R_{o1} = -g_{m1}(r_{ds4} // r_{ds2})$$
$$A_{V2} = -g_{m6}R_{o2} = -g_{m6}(r_{ds6} // r_{ds7})$$

where  $R_{o1}$  is low frequency output impedance of node A  $R_{o2}$  is low frequency output impedance of node B  $C_A(C_B)$  is capacitive loading at node A(B)

• Block diagram showing the origin of the dominant poles



### **Uncompensated CMOS OPAMP (Cont.)**



- $S_A$  and  $S_B$  are dominant poles since  $R_{o1}$  and  $R_{o2}$  are normally large.
- The effects of other poles are usually negligible.

### Uncompensated Two-Stage CMOS OPAMP



 P<sub>1</sub> & P<sub>2</sub> are dominant poles since R<sub>01</sub> and R<sub>02</sub> are normally large. The effects of other poles are usually negligible.

## **Uncompensated CMOS OPAMP (Cont.)**

- For low frequency,  $A(j\omega) \approx A_V(0)$ For high frequency,  $A(j\omega) \approx -\frac{g_{m1}g_{m5}}{\omega^2 C_1 C_L}$ For high frequency, the amplifier inverts the input voltage. If feedback is used, then positive feedback occurs.
- Two dominant poles
  - Phase margin is not large enough
  - Pole-splitting technique to solve this problem

### Pole-Splitting of Two-Stage CMOS OPAMP



## Pole-Splitting of Two-Stage CMOS OPAMP (Cont.)

- Unity-gain frequency  $f_t = |A_0| \frac{\omega_{P1}}{2\pi} = \frac{1}{2\pi} \frac{g_{m1}}{C_C}$
- To achieve a uniform -20dB/dec gain rolloff down to 0dB, the following two conditions must be satisfied 1.  $f_t < f_{P2} \implies \frac{g_{m1}}{C_C} < \frac{g_{m6}}{C_L}$  201  $20\log|A|$  (dB)  $20\log|A_{v}|$ 2.  $f_t < f_z \implies g_{m1} < g_{m6}$  $f_{P1}$ f (log scale) At unity-gain frequency f<sub>t</sub> (or f<sub>1</sub>)  $\Phi_{\text{total}} = \tan^{-1}(f_t/f_{n1}) + \tan^{-1}(f_t/f_{n2}) + \tan^{-1}(f_t/f_z)$ where  $\tan^{-1}(f_t/f_{n1}) \cong 90^\circ$ Φ f (log scale) 11 Phase margin =  $180^{\circ} - \Phi_{\text{total}}$ -90° Phase margin  $=90^{\circ} - \tan^{-1}(f_{t}/f_{n2}) - \tan^{-1}(f_{t}/f_{z})$ -180°

### **Right Plane Zero**

Causes slower gain drop but quick phase drop
 Usually moved away if phase margin is not large enough



## Right-Plane Zero (Cont.)

The zero is due to the existence of two path through which the signal can propagate from node A to node B



- 1. through C<sub>C</sub>
- 2. through the controlled source  $g_{m6}V_A$
- To eliminate zero ω<sub>z</sub>
  - 1. Method-1

2. Method-2





### Eliminating Right-Plane Zero

• Method-1 : Using unity-gain buffer  $\rightarrow$  Zero moves to infinity



### Eliminating Right-Plane Zero (Cont.)

- Method-2 : Using R instead of buffer
  - Eliminating zero  $\rightarrow$  Let  $R_z = \frac{1}{2}$
  - Pole-zero cancellation  $\rightarrow \text{Let}^{g_{m6}} \omega_{Z} = \omega_{P2}$



#### Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan

### Pole Separation vs. Phase Margin and Speed

5-21

- $\omega_u = \frac{1}{n}\omega_2 = \beta A_0\omega_1$
- For fixed  $\omega_2$ 
  - ♦ n=1, Phase margin = 45°
  - ♦ n=2
    - Phase margin = 63°
    - Fast (Step response)
  - ♦ n=3, Phase margin = 71°
  - ◆ n=4
    - Phase margin = 76°
    - > Critically damped (Step response)









### **Pole-Zero Doublet**

• First stage of a two-stage opamp



### Pole-Zero Doublet (Cont.)



• The parasitic capacitance  $C_x$  creates a pole at  $\omega_p$  and a zero at  $2\omega_p$ .

• It may affect OPAMP stability if  $\omega_p$  close to unity gain frequency.

### Introduction of Slew Rate (SR)

• Definition: Maximum change rate of voltage



- SR depends on system driving currents and capacitive loads
- SR should be considered at all nodes in circuit, for example:

$$SR = \frac{dv_o}{dt}\Big|_{max} = \frac{I_i}{C_i}\Big|_{min} \quad i = 1, 2, 3...$$



## SR Effect on Sinusoidal Response

• Voltage change rate without SR limitation

$$v_i = v_o = \hat{V}_i \sin\omega t \implies \frac{dv_o}{dt} = \omega \hat{V}_i \cos\omega t \implies \frac{dv_o}{dt}\Big|_{max} = \omega \hat{V}_i \cos\theta = \omega \hat{V}_i$$

• Full-power bandwidth (f<sub>M</sub>)

$$SR = \omega_M V_{o_max} \Longrightarrow f_M = \frac{SR}{2\pi V_{o_max}}$$

- $V_{o_max}$ : rated opamp output voltage  $\omega_M$  : maximum input frequency without distortion
- SR effect on sine waves
  - Small amplitude, low freq.



Small amplitude, high freq.



Large amplitude, low freq.
 V V<sub>o</sub> without SR limitation
 V<sub>o</sub> with SR limitation

SR limitation depends on amplitude and frequency

### SR Effect on Step Response of a One-Pole System

- Step response of a one-pole system
  - Ideal response: Exponential output v<sub>O,Ideal</sub>(t)

$$\mathbf{v}_{\mathrm{O,Ideal}}(t) = \mathbf{V}_{i}\left(1 - e^{-t/\tau}\right) \Longrightarrow \frac{\mathrm{d}}{\mathrm{d}t}\left(\mathbf{v}_{\mathrm{O,Ideal}}(t)\right) = \frac{\mathbf{V}_{i}}{\tau} e^{-t/\tau}$$

 $\blacklozenge$  Without large enough system SR  $\rightarrow$  Slewing happens

When SR  $< \frac{d}{dt} (v_{O,Ideal}(t)) \Rightarrow \frac{d}{dt} (v_{O,Real}(t)) = SR$  (As 0~t<sub>1</sub> in the waveform below)

• Example: RC filter with current-limited voltage source



### Example 1 - Two-Stage OPAMP

- V<sub>o</sub> rising process
  - ♦ Large positive input at V<sub>i+</sub>
  - ♦ M<sub>1</sub> turned off
  - ◆ I<sub>5</sub> flows through C<sub>c</sub>
  - ◆ Driving capability of I<sub>6</sub> is usually large
    → SR not limited by I<sub>6</sub>
  - SR =  $I_5 / C_c$
- V<sub>o</sub> falling process
  - ◆ Large positive input at V<sub>i</sub>-
  - M<sub>2</sub> turned off
  - ◆ I<sub>5</sub> flow through C<sub>c</sub>
    - >  $I_7$  large enough: SR=  $I_5 / C_c$
    - >  $I_7$  not large enough: SR=  $I_7 / (C_c + C_L)$
- SR when I<sub>7</sub> is large enough

 $g_{m1} = \sqrt{2\mu C_{ox} \frac{W_{M1}}{L_{M1}} \frac{I_5}{2}}, \quad \omega_t = \frac{g_{m1}}{C_C} \implies SR = \frac{dv_o(t)}{dt} \bigg|_{max} = \frac{I_5}{C_C} = \omega_t \sqrt{\frac{I_5 L_{M1}}{\mu C_{ox} W_{M1}}} = (V_{GS} - V_t) \omega_t$ 

Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan





### Example 2 - Negative Feedback Amplifier



• Decreasing the W/L ratio of the input transistors

### Example 3 - Voltage Follower (1/2)

•  $V_{out}$  at large positive input  $(t_1 \sim t_2)$   $V_{in}(t) = V_1 u(t)$   $i_W(t) = C_W \frac{dV_W(t)}{dt} \approx C_W \frac{dV_{in}(t)}{dt} = C_W V_1 \delta(t)$  $V_{out}(t) = \frac{1}{C_C} \int_0^t (I_o + i_W) dt = \frac{I_o t}{C_C} + \frac{C_W}{C_C} \int_0^t \frac{dV_{in}}{dt} dt = \frac{I_o}{C_C} t + \frac{C_W}{C_C} V_1 u(t)$ 



• Circuit diagram



Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan

### Example 3 - Voltage Follower (2/2)

- $V_{out}$  at large negative input  $(t_3 \sim t_4)$ As a source follower,  $V_w$  follows  $V_{out} \Rightarrow \frac{dV_{out}}{dt} \approx \frac{dV_w}{dt}$   $\frac{dV_{out}}{dt} = -\frac{I_o - i_w}{C_c} = -\frac{i_w}{C_w} (= \frac{dV_w}{dt})$   $\frac{dV_{out}}{dt} = -\frac{I_o}{C_c + C_w} \rightarrow SR$  reduced by  $C_w$ , from  $\frac{I_o}{C_c}$  to  $\frac{I_o}{C_c + C_w}$ Voltage follower
- Circuit diagram





Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan

### Noise Performance of CMOS OPAMP

- Noise is fundamental limitation of OPAMP performance
- The equivalent noise voltage of MOS OPAMPs may be 10 times larger than that of a comparable bipolar amplifier
- Example

$$A_{d} = g_{m1} \cdot (r_{ds2} \, / / \, r_{ds4}) \,$$
 for input signal,  $V_{n1}$  and  $V_{n2}$ 



### Noise Performance of CMOS OPAMP (Cont.)



## Noise Performance of CMOS OPAMP (Cont.)

• Device noise



- ♦ 1/f noise component dominates at low frequencies
- The equivalent input noise voltage is greatest at low frequencies (below 1kHz)
- If  $|A_d(\omega)| >> 1$ , then the input devices  $M_1$  and  $M_2$  tend to be the dominant noise sources and their optimization is the key to low-noise design.
- 1/f noise of OPAMP can be cancelled using
  - Chopper-stabilized technique (Dynamic Range over 100dB can be obtained)
  - Correlated double sampling (CDS)

## Offset Voltage of Two-Stage CMOS OPAMPs

- Input voltage need to restore the output to zero
- Two components
  - Systematic offset
  - Random offset



To avoid systematic offset, design must follow the rule

- $L_1 = L_2$ ,  $W_1 = W_2$ ,  $L_3 = L_4$ ,  $W_3 = W_4$ ,  $L_3 = L_6$  and  $L_5 = L_7$  to minimize the offsets of channel length and channel width variations
- Large L and W such that  $\Delta L/L$  and  $\Delta W/W$  can be ignored

### Input Common-Mode Range and Output Swing of Two-Stage CMOS OPAMP

- Input common-mode range, V<sub>ICM</sub>
  - Minimum V<sub>ICM</sub>

To keep  $M_1$  and  $M_2$  in saturation,  $V_{dg1,2} < |V_{tp}|$ . Hence,

 $V_{ICM} = V_{tn} + V_{OV3} - |V_{tp}|$  where  $V_{ov}$  is overdrive voltage



To keep  $M_6$  and  $M_7$  in saturation  $V_{OV6} \le V_0 \le V_{DD} - |V_{OV7}|$ 



### **Amplifier Classification**


#### Amplifier Classification (Cont.)



# Class D Amplifier

- Class A, B and AB amplifier  $\rightarrow$  Linear amplifier
- Class D amplifier  $\rightarrow$  Switching amplifier



- Characteristics
  - $\bullet$  Low power dissipation  $\rightarrow$  High efficiency
  - $\bullet$  Small heat sink  $\rightarrow$  Small size
  - Distortion problem due to switching scheme

# Class D Amplifier (cont.)

**PWM** 

Triangular wave:  $V_{pp} = 2$ , Freq.=20KHz Input sine wave:  $V_{pp} = 2V$ , Freq.=1KHz

# Spectrum of Class D signal Square wave

Triangular wave:  $V_{pp} = 1V$ , Freq. =20KHz Input sine wave:  $V_{pp} = 0V$ 



Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan

#### Efficiency of Class D Amplifier (Cont.)

Power loss source



### Output Stage of Two-Stage OPAMP

• Current waveforms



♦ M<sub>6</sub> conducts for entire cycle of the input signal

#### Cascode Circuit as a load

• To reduce # of stages in the design of high-gain OPAMP, cascode is used.



- Voltage drop on the two MOSFETs must be minimized to increase voltage swing
  - ◆ Both transistors work at the voltage of V<sub>DS(min)</sub>

#### Cascode Circuit as a load (Cont.)

 (W/L)<sub>M1</sub>= (W/L)<sub>M2</sub>= (W/L)<sub>M3</sub>= 4(W/L)<sub>M4</sub>
 (V<sub>GS3</sub>-V<sub>tp</sub>)=V<sub>DS3(sat)</sub>= V<sub>DS1(sat)</sub> = (V<sub>GS4</sub>-V<sub>tp</sub>)/2= (V<sub>GS2</sub>-V<sub>tp</sub>) For safety, it is better to make V<sub>DS1</sub> and V<sub>DS2</sub> larger than saturation voltage
 (W/L)<sub>M4</sub>< (1/4)(W/L)<sub>M1</sub>

• One of other examples is self-biased  $R_o \approx (g_{m2}r_{ds2}) \frac{g_{m3}}{g_{m1}} (r_{ds3} // r_i)$ 

where  $r_i$  is the output resistance of  $I_{ref}$ 



# **CMOS OPAMP Using Cascode Load**



 Normally, the differential stage must be followed by a level shifter (usually a source follower) and often also by an output amplifier stage. It needs them to be compensated by a pole-splitting capacitor and a resistor or source follower.

# CMOS OPAMP Using Cascode Load (Cont.)

#### Problems

- > For large  $C_L$ , the bandwidth will be limited by nondominant pole.
- > Limited slew rate because of large  $C_c$ .
- > PSRR is reduced by pole-splitting.

- All problems can be eliminated, and the circuit made faster as well as simpler, by using "folded cascode" configuration.
- Q<sub>3</sub>~Q<sub>8</sub> is disconnected from V<sub>DD</sub>, folded down, and connected to GND instead.

# Folded-Cascode OPAMP

- Many modern CMOS OPAMPs are designed to drive only capacitive load.
  - It's not necessary to use a voltage buffer to obtain a low output impedance.
  - It's possible to realize OPAMPs having higher speed and larger signal swings than those that must also drive resistance loads.
    - These improvements are obtained by having only a single highimpedance node at the output of an OPAMP that drives only capacitive loads.
    - The admittance seen at all other nodes in these OPAMPs is on the order of a transistor's transconductance, and thus they have relatively low impedance.
    - > By having all internal nodes of relatively low impedance, the OPAMP speed is maximized.

- These low node impedance result in reduced voltage signals at all nodes other than the output node. However, the current signals in the various transistors can be quite large.
- With these OPAMPs, the compensation is usually achieved by the load capacitance.
- Solution As the load capacitance gets larger, the OPAMP usually becomes more stable but also slower.
- One of the most important parameters of these OPAMPs is their transconductance value. Therefore, some designers refer to these modern OPAMPs as transconductance OPAMPs, or Operational Transconductance Amplifiers (OTAs).

• A folded-cascode OPAMP



- Current mirrors are all wide-swing cascode
  - > High output impedance
  - > High dc gain
- Two extra transistors,  $M_{12}$  and  $M_{13}$ , serve two purposes
  - Increase slew rate.
  - > Allow OPAMP to recover more quickly following a slew rate condition.

(Because  $M_{12}$  and  $M_{13}$  prevent the drain voltages of  $M_1$  and  $M_2$  from having large transients.)

- The compensation is realized by the load capacitor, C<sub>L</sub>, and realizes dominant pole compensation. In applications where the load capacitance is very small, it is necessary to add additional compensation capacitance in parallel with the load to guarantee stability.
- Small-signal analysis

• 
$$A_V = \frac{V_{out}(s)}{V_{in}(s)} = g_{m1}Z_L(s) = g_{m1}(r_{out} //C_L) = \frac{g_{m1}r_{out}}{1 + sr_{out}C_L}$$

Unity-gain frequency

$$\omega_{\rm t} = \frac{g_{\rm m1}}{C_{\rm L}}$$

 Second pole is usually generated at the nodes of M<sub>1</sub>(or M<sub>3</sub>) drain and M<sub>2</sub>(or M<sub>4</sub>) drain.

$$P_2 \approx \frac{g_{m6}}{C_{total}(at M_1 drain)}$$

In BiCMOS,  $M_5(M_6)$  is usually replaced by a BJT to push  $P_2$  to higher frequency. (In BiCMOS,  $\omega_t$  can therefore be maximized.)

♦ Slew rate

$$SR = \frac{I_{D4}}{C_L}$$

>  $M_{12}$  and  $M_{13}$  are included to increase SR. (These two transistors are also used to clamp the drain voltage of  $M_{12}$  and  $M_{13}$ .)

# Linear Settling Time

• Time constant for linear settling is approximately equal to  $\frac{1}{\omega_{-3dB}}$  if nondominant poles are larger than  $\omega_t (= \omega_u)$ 



For closed-loop OPAMP,

$$\omega_{-3dB} = \beta \omega_t$$

- For classical two-stage CMOS OPAMP the unity-gain frequency remains relatively constant for varying load capacitances, the unity-gain frequencies of folded-cascode and current-mirror amplifiers are strongly related to their load capacitance. As a result, their settling-time performance is affected by both the feedback factor as well as the effective load capacitance.
  - ◆ For folded-cascode OPAMP

$$\omega_t = \frac{g_{m1}}{C_L}$$

# Linear Settling Time (Cont.)

-3dB frequency of a closed-loop cascoded (or current mirror) OPAMP
 Example



# Linear Settling Time (Cont.)

$$\omega_{t} = \frac{g_{m1}}{C_{L}} \text{ (folded-cascode)}$$
  
Time constant  $\tau = \frac{1}{\beta \omega_{t}}$ 

• Step Response

$$V_{out}(t) = V_{step}(1 - e^{-t/\tau})$$

- If 1% accuracy is required  $\Rightarrow$  4.6 $\tau$
- If 0.1% (i.e. 10-bit) accuracy is required  $\Rightarrow 7\tau$

$$\frac{d}{dt} V_{out}(t) \big|_{t=0} = \frac{V_{step}}{\tau}$$

If the slew rate of the OPAMP is larger than this value, no slewrate limiting would occur.

# Fully Differential CMOS Switched-Capacitor Circuit

- Power supply rejection is high
- Larger chip area compared with single-ended output
- Output swing is doubled
  - ◆ DR is 6dB greater than single-ended OPAMPs
- The effect of clock feedthrough noise is minimized by the differential configuration since it will appear as a common-mode signal.



# Fully Differential OPAMPs

- Fully differential signal paths
  - Differential input
  - Differential output
  - Used in most modern high-performance analog ICs
- Help reject noise from the substrate as well as from switches turning off in switched-capacitor applications.
  - Ideally, noise affects both signal paths identically and will then be rejected since only the difference between signals is important.
  - In reality, this rejection only partially occurs since the mechanisms introducing the noise are usually nonlinear with respect to voltage levels. For example, substrate noise will usually feed in through junction capacitances, which are nonlinear with voltage.
  - Certainly, the noise rejection of a fully differential design will be much better than that for a single-ended output design.

# Fully Differential OPAMPs (Cont.)

- Common-mode feedback (CMFB) circuit must be added to establish the common-mode (i.e. average) output voltage.
- Reduced slew rate in one direction (compared to single-ended design)
  - Maximum current for slewing is often limited by fixed-bias currents in the output stages.

# Fully Differential Folded-Cascode OPAMP

Cascode current source (rather than self-biased current mirror) V<sub>out</sub> - $P_{out}^+$ V<sub>B1</sub> **≹**R ≸R  $M_3$ <sub>∎</sub>V<sub>CM</sub>,  $M_4$  $V_{B2}$  $M_{11}$  $M_{12}$ CMFB circuit  $M_5$  $M_6$ V<sub>cntrl</sub> •  $V_{out}^+$ M<sub>2</sub>I •V<sub>out</sub>- $V_{B3}$ V<sub>in</sub> M<sub>8</sub> **CMFB** <u>M</u><sub>10</sub> circuit I<sub>bias</sub> M<sub>9</sub>  $M_7$ cntrl

# Fully Differential Folded-Cascode OPAMP (Cont.)

- CMFB circuit forces the average of the two outputs to a predetermined value
- Maximum negative slew rate is limited by I<sub>D7</sub> and I<sub>D9</sub>
- Clamp transistors M<sub>11</sub> and M<sub>12</sub>
- Dominant pole : output node

2nd pole : node at M<sub>1</sub> (or M<sub>2</sub>) drain

- $\bullet$  n-channel input and p-channel for M<sub>5</sub> and M<sub>6</sub>
  - > High transconductance
  - High gain
- $\bullet$  p-channel input and n-channel for M<sub>5</sub> and M<sub>6</sub>
  - Maximize 2nd pole frequency
  - > Unity-gain bandwidth can be maximized.

# Common-Mode Feedback (CMFB) Circuits

- Force output common-mode voltage to a predetermined value
- CMFB is often the most difficult part of the OPAMP to design.
- Two typical approaches
  - Continuous-time
    - Limited signal swing
  - Switched-capacitor
    - > Used in switched-capacitor circuits
    - Signal swings are not limited
    - Becomes a source of noise
    - Increases load capacitance
- By having as few nodes in the common-mode loop as is possible, compensation is simplified without having to severely limit the speed of the CMFB circuit. For this reason, the CMFB circuit is usually used to control current sources in the output stage of the OPAMP.

# **CMFB** Circuits

• A continuous-time CMFB circuit



- The circuit can not operate correctly if the OPAMP output voltage is so large that transistors in the differential pairs turn off.
- When common-mode voltage is zero

$$I_{D2} = \frac{I_B}{2} + \Delta I, \quad I_{D3} = \frac{I_B}{2} - \Delta I, \quad I_{D5} = I_B$$

# CMFB Circuits (Cont.)

- Operational principle of CMFB circuits
  - When a positive common-mode signal is present
  - $\blacklozenge~I_{M2}$  and  $I_{M3}$  increase  $\rightarrow~I_{M5}$  increase  $\rightarrow~V_{cntrl}$  increase
  - V<sub>cntrl</sub> sets the current levels in the n-channel current sources at the output of the OPAMP.
  - Thus, both current sources will have larger currents pulling down to the negative rail → the common-mode voltage decrease → bringing the common-mode voltage back to V<sub>CM</sub>
  - ♦ If the common-mode loop gain is large enough, and the differential signals are not so large as to cause transistors in the differential pairs to turn off, the common-mode output voltage will be kept very close to V<sub>CM</sub>.

# CMFB Circuits (Cont.)

• A switched-capacitor circuit



- Using larger capacitance values overloads the OPAMP
- Reducing the capacitors too much caused common-mode offset voltages due to charge injection of the switches.

$$\frac{V_{out}^{+} + V_{out}^{-}}{2} - V_{cntr1} \approx V_{CM} - V_{B4}$$

# Appendix

- Operational-amplifier (OPAMP)
- Cascode CMOS and BiCMOS OPAMPs
- Folded-Cascode CMOS OPAMP
- Current mirror OPAMP
- Alternative fully differential OPAMPs
- BiCMOS amplifiers

#### **Operational-Amplifier (OPAMP)**

- OPAMP design
  - CMOS OPAMPs are adequate for VLSI implementation.
    - > Main stream
    - > Two-stage and folded-cascode OPAMPs will be introduced.
  - Bipolar OPAMPs
    - > Can achieve better performance than CMOS OPAMPs.
    - Less popular
    - > 741 OPAMP will be introduced.
  - BiCMOS OPAMPs
    - > combine the advantages of bipolar and CMOS devices.
    - Less popular
    - ➢ First published by H. C. Lin in 1960's.
- ADCs and DACs are the most important analog ICs in many systems.

# **CMOS OPAMP**

• Two-stage

I guess, it is suitable for 50% of applications with OPAMPs.

#### • Folded-cascode

I guess, it is good for 20% applications.

• Others

# Cascode CMOS and BiCMOS OPAMPs

- Cascaded two-stage CMOS OPAMP
  - most popular and works well with low capacitive load
  - ♦ problems
    - > limited slew rate due to large C<sub>c</sub>
    - $\succ$  limited bandwidth with large C<sub>L</sub>
    - > PSRR is reduced by pole-splitting
- If 1. low output resistance is not required,
  - 2. high open-loop gain is required, and
  - 3. large phase margin can be maintained with large  $C_L$ , then cascode configuration can provide attractive solutions for the above problems.
- Cascode CMOS OPAMP
  - Gain of two-stage OPAMP can be increased by adding gain stage in cascade.

 $\Rightarrow$  phase shift is increased (i.e. PM $\downarrow$ )

 Cascode configurations can be used to increase gain in the existing stage.

# Cascode CMOS OPAMP

- Output resistance(Ro) is increased  $R_{O6} \approx (g_{m6}r_{ds6})r_{ds8}$   $R_{O4} \approx (g_{m4}r_{ds4})r_{ds2}$  $R_{O6} = R_{O2}//R_{O4}$
- Voltage gain  $A_1 = -gm_1Ro$  $\Rightarrow$  Gain is increased.
- Common-mode range is lowered and more transistors are stacked between the two power supplies.
  - $\Rightarrow$  Folded-cascode has large common-mode range
- Cascode and folded-cascode OPAMPs are also named as "transconductance OPAMP" or "operational transconductance amplifier (OTA)"

/<sub>DD</sub>

bias

 $-R_{06}$ 

#### Folded-Cascode CMOS OPAMP

•  $Q_3 \sim Q_8$  are folded and connected to GND



Q<sub>9</sub> ~ Q<sub>11</sub> form externally-biased current sources
 Q<sub>5</sub> and Q<sub>8</sub> form self-biased current sources



Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan

Input common-mode range

Common-mode range is increased (compared with cascode OPAMPs). However, it is small compared with 2-stage OPAMPs  $V_{OV11} + V_{OV1} + V_{tn} \leq V_{ICM} \leq V_{DD} - |V_{OV9}| + V_{tn}$ 

• Output voltage swing  $V_{OV7} + V_{OV5} + V_{tn} \leq V_o \leq V_{DD} - |V_{OV10}| - |V_{OV4}|$ 



Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan

# Folded-Cascode CMOS OPAMP



- The only high-impedance point is the output node.  $\Rightarrow$  Dominant pole is generated at the output node
- ♦ The resistance of all other node at level of 1/gm
   ⇒ Nondominant poles occur at all other nodes.
  - The 2nd pole is usually at the source of  $Q_3$  and  $Q_4$ .
- Nondominant poles are usually at frequencies beyond  $\omega_t \Rightarrow \text{If } C_L \text{ is increased, then phase margin is increased.} \Rightarrow \text{If } C_L \text{ is not large enough, it can be augmented.}$
- ♦ No frequency compensation is required
   ⇒ wide bandwidth
- Slew rate SR=I/C<sub>L</sub>=  $2\pi f_t V_{OV1} = \omega_t V_{OV1}$
## Folded-Cascode CMOS OPAMP(Cont.)

- High PSRR (to-V<sub>SS</sub>)
  - much less susceptible to the effect of high-frequency noise on GND
  - power supply noise may be induced from
    - > logic circuit
    - switches of SC circuit
    - current switching
- ★ Low PSRR (to-V<sub>SS</sub>) in cascaded 2-stage OPAMP ◆ GND noise → Q<sub>6</sub> source → Q<sub>6</sub> gate → C,R → output
  - GND noise  $\rightarrow Q_{\tilde{6}}$  source  $\rightarrow Q_{\tilde{6}} V_{GS} \rightarrow$  amplified and appear at output



#### Wide-Swing Current Mirror

Increased output voltage range





## Wide-Swing Current Mirror (Cont.)



• A common choice, n = 1,  $V_{out} > 2V_{eff}$ 

#### Folded-Cascode with Wide-Swing Current Mirror



## Folded-Cascode with Rail-to-Rail Input Operation

• Increased input common-mode range, rail-to-rail or even larger



Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan

#### **BiCMOS Folded-Cascode OPAMP**



• When it is necessary to drive a resistive load, a low resistance output buffer is needed

Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan A

# BiCMOS Folded-Cascode OPAMP (Cont.)

 The largest nondominant pole is usually generated at the emitter nodes of Q<sub>1C</sub> and Q<sub>2C</sub>

$$\omega_{p2} \approx \frac{1}{R_{1C}C_{p1}} \approx \frac{g_{m1C}}{C_{p1}}$$
 where  $R_{1C} \approx R_{e1c} / (r_{O(Q16)}) / (r_{O(Q16)}) \approx R_{e1c} = \frac{1}{g_{m1c}}$ 

- The transconductance of BJT can be much larger than that of CMOS
  - $\Rightarrow \omega_{P2}$  can be increased
  - $\Rightarrow \omega_{\rm u} \, {\rm can} \, {\rm be}$  increased while enough phase margin is maintained
  - ⇒ Wider bandwidth than that of CMOS foldedcascode OPAMP

• A simplified current-mirror OPAMP



 A current-mirror OPAMP with wide-swing cascode current mirrors



$$\frac{(W/L)_8}{(W/L)_5} = k, \quad \frac{(W/L)_7}{(W/L)_6} = 1, \quad \frac{(W/L)_{12}}{(W/L)_{11}} = \frac{(W/L)_{14}}{(W/L)_{13}} = k$$

$$A_{V} = \frac{V_{out}(s)}{V_{in}(s)} = k g_{m1} z_{L}(s) = k g_{m1} (r_{out} // C_{L}) = \frac{k g_{m1} r_{out}}{1 + s r_{out} C_{L}}$$

where k is the current gain from  $Q_5$  to  $Q_8$ 

• Unity-gain frequency  $\omega_t$ 

$$\omega_{t} = \frac{kg_{m1}}{C_{L}} = \frac{k\sqrt{2}I_{D1}\mu_{n}C_{ox}(W/L)_{1}}{C_{L}}$$
Total OPAMP current  $I_{total} = (3 + K)I_{D1}$ 

$$\omega_{t} = \frac{k \sqrt{2 \left(\frac{I_{total}}{3+k}\right) \mu_{n} C_{ox} (W/L)_{1}}}{C_{L}} = \frac{k}{\sqrt{3+k}} \frac{\sqrt{2 I_{total} \mu_{n} C_{ox} (W/L)_{1}}}{C_{L}}$$

 $k \uparrow \Longrightarrow {}_{\varpi_t} \uparrow$  for a specified power dissipation

The important nodes for determining the nondominant pole are the drain of Q<sub>1</sub>, primarily, and the drains of Q<sub>2</sub> and Q<sub>9</sub>, secondly.

Increasing K increases the capacitances of these nodes while also increasing the equivalent resistances.

As a result, the equivalent second pole moves to lower frequencies. If K is increased too much, an increase in C<sub>1</sub> will be required to keep  $\omega_t$  below the frequency of the equivalent second pole to maintain stability. Thus, increasing K decreases the bandwidth when the equivalent second poles dominate. In the case where the load capacitance is small, the equivalent second pole will limit the unity-gain frequency of the opamp, and if it is very important that speed is maximized, K might be taken as small as one. From experience it has been found that a reasonable compromise for a general-purpose opamp might be to let K = 2.

- Slew rate  $SR = \frac{kI_{b}}{C_{L}} \bullet \bullet \bullet \text{ Larger compared to folded-cascode}$
- Due primarily to the larger bandwidth and slew rate, the current-mirror OPAMP is usually preferred over a folded-cascode OPAMP.

However, it will suffer from larger thermal noise when compared to a folded-cascode amplifier because its input transistors are biased at a lower current level and therefore have a smaller transconductance.



Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan

APP5-23

• A fully differential OPAMP with bidirectional output drive



• A class AB fully differential OPAMP



- The advantage of the input stage in this OPAMP is that during slew-rate limiting, one differential pair will turn off, but the total current in the other differential pair will dynamically increase substantially.
- The disadvantage of this design is that the level-shift circuitry required at the input increases the noise and adds additional parasitics, which contribute to the equivalent second pole. In addition, the common-mode range of the input must remain at least  $2V_t + 3V_{eff}$  above the lower power supply (and typically higher for the slew-rate performance to be maintained). This is a major problem when 5-V power supplies are being used, and it effectively eliminates this design from consideration for use with 3.3-V power supply voltages. However, for applications where the power-supply voltages are large, the load capacitances are large, and the slew rate is very important, this approach is quite reasonable.

 A fully differential OPAMP composed of two single-ended output current-mirror OPAMPs

 $\frac{\Lambda}{\lambda\lambda}$  Reading Assignment p.284 ~ 286

• An OPAMP having rail-to-rail common-mode voltage range



- When the input common-mode voltage range is close to one of the power-supply voltages, one of the input differential pairs will turn off, but the other one will remain active.
- In an effort to keep the OPAMP gain relatively constant during this time, the bias currents of the still-active differential pair are dynamically increased. M<sub>1</sub>, M<sub>2</sub>, Q<sub>5</sub>, Q<sub>6</sub> are added for this purpose.
- With careful design, it has been reported that the transconductance of the input stage can be held constant to within 15% of its nominal value with an input commonmode voltage range as large as the difference between the power-supply voltages.

## **BiCMOS** Amplifiers

- Source follower-common emitter M₁ ♦  $R_i = \infty$ V<sub>in</sub> **o**- $A_{V} = \frac{r_{\pi 2}}{\frac{1}{\sigma} + r_{b2} + r_{\pi 2}} \cdot \frac{V_{A}}{V_{T}}; V_{A} \text{ is Early voltage}$ g<sub>m</sub>
  - Advantages:

Infinite input resistance

- > Higher gain than MOS common source AMP
- Drawback: pole at  $\omega_{p} = \frac{1}{[(\frac{1}{g_{m1}} + r_{b2}) / / r_{\pi 2}]C_{\pi 2}} = \frac{g_{m1}}{C_{\pi 2}}$  $g_{m1} \\$ (Assuming  $r_{b2} << 1/g_{m1} < r_{\pi}$ )

 $V_{cc}$ 

#### Source Follower-Emitter Follower



- Note: use PMOS input for better output swing no back-gate effect(Nwell process).
  - Advantages: Infinite input resistance

Low output resistance

• Disadvantages: pole at 
$$\frac{g_{m1}}{C_{\pi 2}}$$

## Cascode Amplifiers

- Cascode to increase R<sub>o</sub>
  - ♦  $R_i = \infty$
  - $A_v = g_{m1}(\beta r_{o2})$
- Advantages:
  - Infinite input resistance
  - ♦ High gain
  - ♦ Good dynamics(2nd pole at f<sub>T</sub> of NPN)
- The above circuit chooses BJT on MOSFET.
  - ♦ Higher R<sub>o</sub>
  - ♦ Higher R<sub>i</sub>
  - Wider bandwidth



#### **Double Cascode Amplifiers**



- $R_i = r_{\pi 1}$
- $A_v = g_{m1}(g_{m3}r_{o3})(\beta r_{o2})$
- Advantage: extremely high gain

(gain of more than 10<sup>6</sup> achievable)

 Note: A source follower can be added if any resistive load is to be driven.

## **OPAMP** Circuits

Bipolar OPAMP



• Source follower input bipolar OPAMP



# **BiCMOS Differential Amplifier**

- For high input resistance and zero input bias current
   Use MOSFET input
- For low offset
  - Use BJT input.
- Usually, the subsequent stages utilize BJT to obtain a wide bandwidth.



#### **CMOS Folded-Cascode OPAMP**



 $P_1 \approx \frac{-1}{R_0 C_L}$ 

 $P_2 \approx \frac{-g_{m3}}{C_s}$ ; C<sub>S</sub> is the total cap. at the source of the common gate transistors the common gate transistors

$$\omega_{\rm u} \approx \frac{g_{\rm m1}}{C_{\rm L}}$$