1．Fig． 1 shows a bias circuit，where the current $\mathrm{I}_{\text {bias }}=25 \mu \mathrm{~A}$ ．Assume that $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ ， $(\mathrm{W} / \mathrm{L})_{\mathrm{M} 5, \mathrm{M} 6}=4 \mu \mathrm{~m} / 1 \mu \mathrm{~m},(\mathrm{~W} / \mathrm{L})_{\mathrm{M} 3, \mathrm{M} 4}=2.5 \mu \mathrm{~m} / 1 \mu \mathrm{~m},(\mathrm{~W} / \mathrm{L})_{\mathrm{M} 2}=4(\mathrm{~W} / \mathrm{L})_{\mathrm{M} 1}=8 \mu \mathrm{~m} / 1 \mu \mathrm{~m}$ ， $\mu_{\mathrm{n}} \mathrm{C}_{\mathrm{ox}}=300 \mu \mathrm{~A} / \mathrm{V}^{2}, \mu_{\mathrm{p}} \mathrm{C}_{\mathrm{ox}}=150 \mu \mathrm{~A} / \mathrm{V}^{2}, \mathrm{~V}_{\mathrm{tn}}=0.7 \mathrm{~V},\left|\mathrm{~V}_{\mathrm{tp}}\right|=0.7 \mathrm{~V}$ ．Note that channel－length modulation and the parasitic gate，drain，and body capacitance of MOS are neglected．
（a）Please derive $\mathbf{g}_{\mathbf{m}}$ of $\mathrm{M}_{1}$ in terms of $(\mathrm{W} / \mathrm{L})_{\mathrm{M} 1},(\mathrm{~W} / \mathrm{L})_{\mathrm{M} 2}$ ，and $\mathrm{R}_{\mathrm{B}}$ ．
（b）Please calculate the value of $\mathbf{g}_{\mathbf{m}}$ ．
（c）Please calculate the value of $\mathrm{R}_{\mathrm{B}}$ ．
（d）Please explain why start－up circuit is needed．
（e）Please list at least two benefits of the bias circuit．
（f）Please explain what is the benefit of cascoding M3 and M4．

2．Fig．2（a）and Fig．2（b）are two bias circuits．Assume $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ ，
$\mu_{\mathrm{n}} \mathrm{C}_{\mathrm{ox}}=200 \mu \mathrm{~A} / \mathrm{V}^{2}, \quad \mathrm{~V}_{\mathrm{tn}}=0.7 \mathrm{~V}, \quad(\mathrm{~W} / \mathrm{L})_{\mathrm{Mn}}=(\mathrm{W} / \mathrm{L})_{\mathrm{M} 1 \sim 5}=(20 \mu \mathrm{~m} / 1 \mu \mathrm{~m})$ ， $(\mathrm{W} / \mathrm{L})_{\mathrm{M} 6}=(80 \mu \mathrm{~m} / 1 \mu \mathrm{~m}), \quad \mathrm{R}_{\mathrm{S}}=100 \mathrm{k} \Omega$ ，and $\mathrm{R}_{\mathrm{B}}=2256 \Omega$ ．Without considering the channel－length modulation，
（a）Please calculate $\mathbf{g}_{\mathbf{m}}$ and $\mathbf{I}_{\mathbf{D}}$ of $\mathrm{M}_{\mathrm{n}}$ in Fig．P2（a）．
（b）Please derive $\mathbf{g}_{\mathbf{m}}$ of $\mathrm{M}_{1}$ in Fig．P2（b）in terms of（W／L）$)_{\mathrm{M} 1}$ ，
$(\mathrm{W} / \mathrm{L})_{\mathrm{M} 6}$ ，and $\mathrm{R}_{\mathrm{B}}$ ．
（c）Please calculate $\mathbf{g}_{\boldsymbol{m}}$ and $\mathbf{I}_{\mathbf{D}}$ of $\mathrm{M}_{1}$ in Fig．P2（b）．
（d）Please repeat（a）and（c）if $\mathrm{V}_{\mathrm{DD}}$ is changed to 3 V ．
（e）Please explain the benefits of the bias circuit in Fig．P2（b） compared with the one in Fig．P2（a）．


Fig．2（a）


Fig． 1


Fig．2（b）

3．Fig． 3 shows the Bode plot of an open－loop gain $A(s)$ ．It is a three－ pole system with pole locations at $10^{6}, 10^{8}$ and $10^{9} \mathrm{~Hz}$ ．Assume that the $\beta$－circuit is independent of frequency．
（a）If the phase margin of $45^{\circ}$ is required，what is the value of $\beta$ and the corresponding DC gain of the closed－loop gain？
（b）If the phase margin of $63^{\circ}$ is required，what is the value of $\beta$ and the corresponding DC gain of the closed－loop gain？
（c）To obtain a loop gain with its DC gain $>45 \mathrm{~dB}$ and phase margin $\geq 0^{\circ}$ ，what is the acceptable range of $\beta$ ？
（d）To prevent the system from unstable operation，what is the maximum value of $\beta$ ？


Fig． 3
（e）Find the unit－gain bandwidth of A（s）．

4．A transfer function $T_{P L}(s)=\frac{1}{1+s / \omega_{P L}}$ contains a left plane pole，and its magnitude and phase bode plot are drawn in Fig． 4.
（a）Please express the transfer functions and draw the bode plots of another system which respectively contains a right plane pole（ $\omega_{\mathrm{PR}}$ ），a left plane zero $\left(\omega_{\mathrm{zL}}\right)$ and a right plane zero $\left(\omega_{\mathrm{zR}}\right)$ ．
（b）Draw the bode plot for the transfer function $T(s)=$ $\frac{\left(1+s / \omega_{Z 1}\right)}{\left(1+s / \omega_{P 1}\right)\left(1+s / \omega_{P 2}\right)}$ where $\omega_{\mathrm{z} 1}=10^{5} \mathrm{rad} / \mathrm{s}, \omega_{\mathrm{p} 2}=10^{3} \mathrm{rad} / \mathrm{s}$ and $\omega_{\mathrm{p} 1}=10 \mathrm{rad} / \mathrm{s}$ ．


Fig． 4

5．Fig．5（a）and Fig．5（b）show a conventional and a wide－swing cascode current mirror，respectively．All MOSFETs are identical．The $\left|\mathrm{V}_{\mathrm{OV}}\right|$ is 0.25 V ，and the $\left|\mathrm{V}_{\mathrm{t}}\right|$ is 0.7 V ．In order to maximize the allowable $\mathrm{V}_{\mathrm{O}}$ swing，please calculate
（a）$V_{B 1}, V_{B 2}$ and the minimum $V_{O}$ in Fig．P5（a）．
（b） $\mathrm{V}_{\mathrm{B} 3}, \mathrm{~V}_{\mathrm{B} 4}$ and the minimum $\mathrm{V}_{\mathrm{O}}$ in Fig．P5（b）．


Fig．5（a）


Fig．5（b）

6．Fig． 6 shows a cascode current mirror．Assume that $(\mathrm{W} / \mathrm{L})_{\mathrm{M} 1}=(\mathrm{W} / \mathrm{L})_{\mathrm{M} 2}=(\mathrm{W} / \mathrm{L})_{\mathrm{M} 3}=\mathrm{n}_{1} \cdot(\mathrm{~W} / \mathrm{L})_{\mathrm{M} 4}, \mathrm{I}_{\mathrm{REF}}=20 \mu \mathrm{~A} . \mathrm{V}_{\mathrm{tn}}=0.7 \mathrm{~V}$ for all transistors and $\left|\mathrm{V}_{\mathrm{OV}}\right|=0.2 \mathrm{~V}$ for all transistors except M 4 ．
（a）To design $I_{\text {OUT }}=I_{\text {REF }}$ without considering channel－length modulation，please calculate $n_{1}$ to minimize the allowable output voltage $\mathrm{V}_{\text {Out }}$ while all transistors work in saturation region．
（b）Find the minimum allowable $\mathrm{V}_{\text {OUt }}$ as mentioned in（a）．
（c）If the channel－length modulation $\left(\lambda_{n}=0.05 \mathrm{~V}^{-1}\right)$ is considered，please calculate the $\mathrm{I}_{\text {OUT }}$ when $\mathrm{V}_{\text {OUT }}$ is biased at its minimum value．
（d）Draw a modified circuit to cancel the error due to channel length modulation．Explain your reason．
（Hint：the wide－swing current mirror shown in the textbook is one solution．）


Fig． 6
第2頁，共 9 頁

7．A wide－swing current mirror is shown in Fig．7．Assume $V_{\mathrm{tn}}=0.7 \mathrm{~V}$ for all transistors，and $\mathrm{I}_{\text {bias }}=\mathrm{I}_{\mathrm{in}}=\mathrm{I}_{\text {out }}$ ．The $\mathrm{V}_{\text {ov }}$ of $\mathrm{M}_{1}, \mathrm{M}_{2}, \mathrm{M}_{3}, \mathrm{M}_{4}$ are 0.3 V ．In order to minimize the allowable output voltage，
（a）find $\mathbf{V}_{\mathbf{o v}}$ of $\mathbf{M}_{\mathbf{5}}$ ．
（b）if $(\mathrm{W} / \mathrm{L})_{\mathrm{M} 1}=(\mathrm{W} / \mathrm{L})_{\mathrm{M} 2}=\mathrm{n}_{1} \cdot(\mathrm{~W} / \mathrm{L})_{\mathrm{M} 3}=\mathrm{n}_{1} \cdot(\mathrm{~W} / \mathrm{L})_{\mathrm{M} 4}=\mathrm{n}_{2} \cdot(\mathrm{~W} / \mathrm{L})_{\mathrm{M} 5}$ ， what are the values of $\mathbf{n}_{1}$ and $\mathbf{n}_{2}$ should be designed？


Fig． 7

8．（a）With less than 25 words，please list the name of the four feedback amplifiers（e．g．Trans．．．amplifier）and their corresponding topologies（e．g．series－shunt）．
（b）As shown in Fig．8（a），please specify which type of feedback amplifier it is．Explain your reason．
（c）As shown in Fig．8（b），please specify which type of feedback amplifier it is．Explain your reason．
（d）Show how to derive A circuit and $\beta$ circuit for a voltage amplifier．Please give detailed procedure from two－port feedback network to A circuit and $\beta$ circuit．


9．Fig．9（a）shows an inverting closed－loop amplifier．To derive the loop gain by breaking the loop at X in Fig．P9（a）， the equivalent small－signal circuit of the loop gain is shown in Fig．9（b）．
（a）Please derive the feedback gain $\beta$ ．
（b）Assume that output impedance of $M_{3}$ is $r_{d s 3}$ ，please derive $Z_{t}$ ．
（c）Please derive the loop gain $(\beta \mathrm{A})$ ．


Fig．9（b）

Fig．9（a）

10．Consider a closed－loop circuit shown in Fig．10．Assume the input impedance of the basic amplifier is infinite and the output impedance of the basic amplifier is $r_{0}$ ．
（a）Please find the DC－gain of loop gain by breaking the loop at $\boldsymbol{X}$ ．
（b）Please find the DC－gain of loop gain by breaking the loop at $\boldsymbol{Y}$ ．
（c）Draw its A circuit and $\beta$ circuit．
（d）Assume $\mu=10^{3} \mathrm{~V} / \mathrm{V}, \mathrm{r}_{\mathrm{o}}=\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{R}_{1}=\mathrm{R}_{2}=50 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=$ 1 p F，please calculate the DC－gain of the loop gain，and the
dominant pole location of the loop gain．
（e）Based on（c），if A decreases by $20 \%$ ，what is the corresponding


Fig． 10 decrease in $\mathrm{A}_{\mathrm{f}}$ ？
（Note：To explain your answers for both（a）and（b），you have to draw the circuits after breaking the loop．）

11．Fig． 11 shows the noninverting closed－loop configuration．Assume that the op amp has infinite input resistance and zero output resistance，open－loop voltage gain $A=1000, R_{1}=R_{2}=R_{L}=100 \mathrm{k} \Omega, C_{L}=2 \mathrm{pF}$ ，
（a）Find an expression for the feedback factor $\beta$ ．
（b）If the open－loop voltage gain $A=10^{3}$ ，find $R_{2} / R_{1}$ to obtain a close－loop voltage gain $A_{f}$ of 10 ．
（c）Please calculate the closed－loop gain $\mathrm{A}_{\mathrm{f}}$ if open－loop voltage gain $\mathrm{A}=1000, \mathrm{R}_{1}=\mathrm{R}_{2}=\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pf}$ ．
（d）Based on（c），if A decreases by $20 \%$ ，what is the corresponding decrease in $\mathrm{A}_{\mathrm{f}}$ ？


12．A single－pole amplifier as shown in Fig．12（a）is designed to have a low－frequency gain of 100 and a pole at $10^{6}$ Hz （i．e． $2 \pi \times 10^{6} \mathrm{rad} / \mathrm{sec}$ ）．The single－pole amplifier（transfer function $=\mathrm{A}(\mathrm{S})$ ）is used to design a feedback amplifier （transfer function $=\mathrm{A}_{\mathrm{F}}(\mathrm{S})$ as shown in Fig．12（b）．
（a）Derive $\mathrm{A}(\mathrm{S})$ and draw its Bode plot．
（b）What＇s the feedback type of the internal stage of the feedback amplifier？$\beta$ for the internal stage＝？
（c）Derive $\mathrm{A}_{\mathrm{F}}(\mathrm{S})$ and draw its Bode plot．
（d）If the gain of the single－pole amplifier is decreased by $20 \%$ ，what is the corresponding gain decrease in the feedback amplifier？

$A(S)=\frac{V_{\text {out } 1}(S)}{V_{\text {in } 1}(S)}$
Fig．12（a）

$A_{F}(S)=\frac{V_{\text {out } 2}(S)}{V_{\text {in } 2}(S)}$
Fig．12（b）

13．Please explain or give definitions of the following terms．
（a）MOSFET transconductance $\left(\mathrm{g}_{\mathrm{m}}\right)$ ．
（b）CMRR
（c）PSRR
（d）Slew rate
（e）Rail－to－rail input operation
（f）-3 dB bandwidth
（g）Unity－gain bandwidth
（h）Pole－splitting by Miller capacitor．

14．Fig．14（a）shows the simplified small－signal circuit of a two－stage op amp before frequency compensation．
Assume $\mathrm{G}_{\mathrm{m} 1}=1 \mathrm{~mA} / \mathrm{V}, \mathrm{G}_{\mathrm{m} 2}=2 \mathrm{~mA} / \mathrm{V}, \mathrm{R}_{1}=\mathrm{R}_{2}=200 \mathrm{k} \Omega, \mathrm{C}_{1}=0.5 \mathrm{pF}$ and $\mathrm{C}_{2}=1 \mathrm{pF}$ ．
（a）Please calculate the pole locations of the system．
（b） $\mathrm{C}_{\mathrm{A}}$ is added as shown in Fig．P3（b）．To obtain a dominant pole located on 10 kHz ，please find $\mathrm{C}_{\mathrm{A}}$ ．
（c） $\mathrm{C}_{\mathrm{C}}$ is added as shown in Fig．P3（c）．To obtain a dominant pole located on 10 kHz ，please find $\mathrm{C}_{\mathrm{C}}$ ．
（d）Please explain the benefit of adding $\mathrm{C}_{\mathrm{C}}$ compared with adding $\mathrm{C}_{\mathrm{A}}$ ．


Fig．14（a）


Fig．14（c）

15．Fig． 15 shows a two－stage op amp with a simple bias circuit．Assume that $\mu_{n} C_{o x}=300 \mu A / V^{2}, \mu_{p} C_{o x}=150 \mu A / V^{2}, R_{B}$ $=150 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=1 \mathrm{pF}, \mathrm{V}_{\mathrm{tn}}=0.7 \mathrm{~V},\left|\mathrm{~V}_{\mathrm{tp}}\right|=0.7 \mathrm{~V},\left|\mathrm{~V}_{\mathrm{OV}}\right|_{\mathrm{M} 1 \sim \mathrm{M} 4}=0.15 \mathrm{~V}, \mathrm{~W}_{\mathrm{B}}=1.25 \mu \mathrm{~m}, \mathrm{~W}_{5}=12.5 \mu \mathrm{~m}$ ，and the lengh（L） of all transistors are $1.25 \mu \mathrm{~m}$ ．Phase margin is designed to be $63^{\circ}$ ，and right－plane zero is eliminated by adding $\mathrm{R}_{\mathrm{C}}$ ． Note that the parasitic gate，drain，and body capacitance of MOS are neglected．
（a）Please calculate the value of $\mathrm{I}_{\mathrm{B}}, \mathrm{I}_{\mathrm{D} 5}$ and $\mathrm{I}_{\mathrm{D} 7}$ ．
（b）Please calculate DC－gain in first stage and second stage respectively．
（c）Please calculate the unity－gain bandwidth．
（d）Please calculate the second pole location．
（e）Please calculate $R_{C}$ such that the right－plane zero is eliminated．
（f）Please re－design $C_{C}$ such that phase margin is $45^{\circ}$ ． （Assume that right－plane zero is eliminated）
（g）List at least two methods to increase its DC gain． Explain your answers．


Fig． 15
（h）Assume that phase margin $=70^{\circ}$ is needed，and the right－half plane zero is canceled by adding $\mathrm{R}_{\mathrm{C}}$ ．Show the value of $\mathrm{I}_{2}, \mathrm{~W}_{2}, \mathrm{~W}_{4}, \mathrm{~W}_{6}, \mathrm{~W}_{7}, \mathrm{R}_{\mathrm{C}}$ ．（Don＇t need to consider parasitic effect）

16．A single－stage opamp with a constant－gm bias circuit is shown in Fig．2．Assume that $\mu_{\mathrm{n}} \mathrm{C}_{\mathrm{ox}}=3 \mu_{\mathrm{p}} \mathrm{C}_{\mathrm{ox}}$ and $\mathrm{I}_{\mathrm{M} 7}=10 \mathrm{I}_{\mathrm{M} 5}$ ．The $\mathrm{W} / \mathrm{L}$ of transistors $\mathrm{M}_{\mathrm{i}}$ is denoted as $(\mathrm{W} / \mathrm{L}) \mathrm{i}$ ，where $\mathrm{i}=1,2,3 \ldots 11$ ．Please derive $\mathrm{gm}_{5}$ and $\mathrm{gm}_{8}$ in terms of $\mathrm{R}_{\mathrm{B}}$ and $(\mathrm{W} / \mathrm{L})_{\mathrm{i}}$ ．


Fig． 16

17．Fig． 17 shows a two－stage op amp with a simple bias circuit．Assume that $\mu_{n} C_{o x}=300 \mu A / V^{2}, \mu_{p} C_{o x}=120 \mu A / V^{2}$ ， $\mathrm{I}_{\mathrm{D} 5}=0.2 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF},(\mathrm{W} / \mathrm{L})_{\mathrm{M} 10}=0.1(\mathrm{~W} / \mathrm{L})_{\mathrm{M} 5}=0.05(\mathrm{~W} / \mathrm{L})_{\mathrm{M} 9}=1.25 \mu \mathrm{~m} / 1 \mu \mathrm{~m}$ ．For all transistors，$\left|\mathrm{V}_{\mathrm{t}}\right|=0.7 \mathrm{~V}$ and $\left|\mathrm{V}_{\mathrm{OV}}\right|$ are all the same．$\lambda_{\mathrm{n}}=0.05 \mathrm{~V}^{-1}$ and $\lambda_{\mathrm{p}}=0.1 \mathrm{~V}^{-1}$ ．Please neglect channel－length modulation．
（a）Please calculate the value of $\mathrm{R}_{\mathrm{B}}$ ．
（b）Open loop gain $\mathrm{A}=\frac{\mathrm{v}_{\text {out }}}{\mathrm{v}_{\text {id }}}$ ，where vid＝$=$ vin＋－vin－．
（c）Briefly explain how to design the value of $\mathrm{R}_{\mathrm{C}}$ ，and how the $\mathrm{R}_{\mathrm{C}}$ and Cc influence two－stage op amp．


Fig． 17

18．Fig．18（a）shows a two－stage op－amp，and its input－to－output Bode plot is shown in Fig．18（b）．Assume that all the MOSFETs＇sizes are fixed， and $\mathrm{V}_{\mathrm{ov} 1}=0.2 \mathrm{~V}, \mathrm{I}_{\mathrm{M} 5}=200 \mu \mathrm{~A}$ ．If we redesign the value of $\mathrm{C}_{\mathrm{c}}$ to make this system have only one pole before the unity－gain frequency，please answer the following questions．（Note：All the parasitic capacitance of MOSFETs can be neglected．）
（a）If the unity－gain frequency is designed to be 100 MHz ，please calculate the dominant pole location and the corresponding value of C ．
（b）Briefly explain how to design the $\mathrm{R}_{\mathrm{c}}$ value，and how the $\mathrm{R}_{\mathrm{c}}$ affect the pole／zero location of the system．


Fig．18（a）


Fig．18（b）

19．Fig． 19 shows a two－stage op amp．Assume（W／L）$)_{\mathrm{M} 3,4}=(10 \mu \mathrm{~m} / 1 \mu \mathrm{~m})$ ，（W／L）$)_{\mathrm{ms}}=(20 \mu \mathrm{~m} / 1 \mu \mathrm{~m}), \mathrm{I}_{\mathrm{DS}}=100 \mu \mathrm{~A}$ ， $\mathrm{I}_{\mathrm{D} 7}=200 \mu \mathrm{~A}, \mathrm{C}_{\mathrm{C}}=0.5 \mathrm{pF}$ and $\mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}$ ．Without considering the channel－length modulation，please
（a）design（W／L）M6 to minimize the input systematic offset if the input stage is perfectly balanced．
（b）specify which node is the positive input terminal（ $\mathrm{V}_{\mathrm{inA}}$ or $\mathrm{V}_{\text {inB }}$ ）and explain your answer．
（c）calculate the negative slew rate and explain your answer．


Fig． 19

20．A folded－cascode op amp is shown in Fig．20，where $\mathrm{I}_{\mathrm{M} 11}=200 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{M} 9}=\mathrm{I}_{\mathrm{M} 10}=250 \mu \mathrm{~A}$ ，and $|\mathrm{Vov}|=0.15 \mathrm{~V}$ for all transistors．Assume that $\mu_{\mathrm{n}} \mathrm{C}_{\mathrm{ox}}=300 \mu \mathrm{~A} / \mathrm{V}^{2}, \mu_{\mathrm{p}} \mathrm{C}_{\mathrm{ox}}=150 \mu \mathrm{~A} / \mathrm{V}^{2}, \lambda_{\mathrm{n}}=0.05 \mathrm{~V}^{-1}, \lambda_{\mathrm{p}}=0.1 \mathrm{~V}^{-1}, \mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{tn}}=0.7 \mathrm{~V},\left|\mathrm{~V}_{\mathrm{tp}}\right|$ $=0.7 \mathrm{~V}$ ，and $\mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}$ ．Note that the parasitic gate，drain，and body capacitance of MOS are neglected．
（a）Please specify which node is the negative input terminal $\left(\mathrm{V}_{\text {ina }}\right.$ or $\left.\mathrm{V}_{\text {inb }}\right)$ ，and explain your answer．
（b）Please calculate the input common－mode range and the output voltage swing，output resistor，DC－gain and unit－gain bandwidth．
（c）Please calculate both the positive and negative slew rates，and explain your reason．
（d）DC－gain and unity－gain bandwidth．
（e）Please revise the connection of M3 $\sim 8$ to increase output voltage swing and calculate the value of output voltage swing of the modified opamp．（Note：Additional bias voltage is needed）


Fig． 20

21．Fig． 21 shows a telescopic－cascode op amp．Assume that $\left|\mathrm{V}_{\text {ov }}\right|$ of all transistor is 0.3 V ，threshold voltages $\mathrm{V}_{\mathrm{tn}}=0.7 \mathrm{~V},\left|\mathrm{~V}_{\mathrm{tp}}\right|=0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ ．
（a）Find the input common－mode ranges．
（b）Assume that all inputs are biased at 1.65 V ，please find the output swings．


Fig． 21

22．Fig．P22 shows a current－mirror op amp．Assume that $(\mathrm{W} / \mathrm{L})_{\mathrm{M} 5}=(\mathrm{W} / \mathrm{L})_{\mathrm{M} 6}=3 \cdot(\mathrm{~W} / \mathrm{L})_{\mathrm{M} 3}=3 \cdot(\mathrm{~W} / \mathrm{L})_{\mathrm{M} 4}$ ， $(\mathrm{W} / \mathrm{L})_{\mathrm{M} 7}=(\mathrm{W} / \mathrm{L})_{\mathrm{M} 8}, \mathrm{IB}=100 \mu \mathrm{~A}, \mathrm{C}_{\mathrm{L}}=1 \mathrm{pF}$ ．Please
（a）specify which node is the negative input terminal $\left(\mathrm{V}_{\mathrm{inA}}\right.$ or $\left.\mathrm{V}_{\mathrm{inB}}\right)$ ．
（b）calculate the negative slew rate．Explain your answer．


23． $\mathrm{V}_{-}, \mathrm{V}_{+}$，and $\mathrm{V}_{\mathrm{O}}$ are the inverting input voltage，noninverting input voltage，and output voltage of the OPAMP， respectively $0 \mathrm{~V}<$ output swing of $\mathrm{V}_{\mathrm{O}}<3.3 \mathrm{~V}$ ．
（a）Calculate $V_{\text {－and }} V_{O}$ of the circuit shown in Fig．23（a）where the OPAMP gain $A_{a}=10$ ．
（b）Calculate $V_{+}$and $V_{O}$ of the circuit shown in Fig．23（b）where the OPAMP gain $A_{b}=10$ ．
（c）Calculate $V_{+}$and $V_{O}$ of the circuit shown in Fig．23（c）where the OPAMP gain $A_{c}=1$ ．


Fig．23（a）

$1 \mathrm{~V} \quad A_{b}=10$
Fig．23（b）


Fig．23（c）

24．Fig． 24 shows a magnitude bode plot of a two left－hand－plane poles system．Please answer the following questions．
（a）If $\omega_{\mathrm{t}} \gg \omega_{\mathrm{p} 1}$ ，please calculate the value of $\omega_{\mathrm{p} 2} / \omega_{\mathrm{t}}$ to satisfy phase margin $=63^{\circ}$ ．
（b）If $\omega_{\mathrm{t}}=5 \omega_{\mathrm{p} 1}$ ，please calculate the value of $\omega_{\mathrm{p} 2} / \omega_{\mathrm{t}}$ to satisfy phase margin $=63^{\circ}$ ．
（c）Following（b）．Suppose that a left－hand－plane zero，$\omega_{\mathrm{z}}=2 \omega_{\mathrm{t}}$ ，is added to the system，please calculate the value of $\omega_{\mathrm{p} 2} / \omega_{\mathrm{t}}$ to satisfy phase margin $=63^{\circ}$ ．


Fig． 24

25．A fully－differential folded－cascode op amp is shown in Fig． 25
（a）Please list at least two benefits of fully－differential op amp compared to single－ended design．
（b）Why CMFB circuit is required in fully－differential op amp？


Fig． 25

